

## PSD813F1A

# Flash in-system programmable (ISP) peripherals for 8-bit MCUs, 5 V

**NOT FOR NEW DESIGN** 

#### **FEATURES SUMMARY**

- DUAL BANK FLASH MEMORIES
  - 1 Mbit of Primary Flash Memory (8 Uniform Sectors)
  - 256 Kbit Secondary EEPROM (4 Uniform Sectors)
  - Concurrent operation: read from one memory while erasing and writing the other
- 16 Kbit SRAM
- PLD WITH MACROCELLS
  - Over 3,000 Gates Of PLD: DPLD and CPLD
  - DPLD User-defined Internal chip-select decoding
  - CPLD with 16 Output Macrocells (OMCs) and 24 Input Macrocells (IMCs)
- 27 RECONFIGURABLE I/Os
  - 27 individually configurable I/O port pir s that can be used for the following functions (16 I/O ports configurable ค.ร open-drain outputs):


MCU I/Os

PLD I/Os

Latched MCU address output: and Special function i/Os

- ENHANCED LIAG SERIAL PORT
  - Buit in JTAG- compliant serial port allows ull only In-S /stem Programmability (ISP)
  - Efficien manufacturing allows for easy project testing and programming
- PAGE REGISTER
  - internal page register that can be used to expand the microcontroller address space by a factor of 256.
- PROGRAMMABLE POWER MANAGEMENT

Figure 1. Packages



#### HIGH ENDURANCE:

- 100,000 Erase/WRITE Cycles of Flash Memory
- 10,000 Erase/WRITE Cycles of EEPROM
- 1.000 Erase/WRITE Cycles of PLD
- Data Retention: 15-year minimum at 90°C (for Main Flash, Boot, PLD and Configuration bits).
- SINGLE SUPPLY VOLTAGE:
  - 5V±10% for 5V
- STANDBY CURRENT AS LOW AS 50µA
- Packages are ECOPACK<sup>®</sup>

## **TABLE OF CONTENTS**

Features Summary	1
SUMMARY DESCRIPTION	6
In-System Programming (ISP) via JTAG	6
First time programming	
Inventory build-up of pre-programmed devices	
Expensive sockets	
In-Application Programming (IAP)	
Simultaneous read and write to Flash memory	
Complex memory mapping	
Separate program and data space	
PSDsoft Express	
·	
PIN DESCRIPTION	10
PIN DESCRIPTION	51
PSD ARCHITECTURAL OVERVIEW	14
Memory	14
PLDs	14
PLDs	14
Microcontroller Bus Interface	14
Microcontroller Bus Interface	15
In-System Programming (ISP)	15
Page Register	15
Power Management Unit (PMU)	15
DEVELOPMENT SYSTEM	16
PSD Register Description and Address Offset	
DETAILED OPER MICN	19
MEMORY BLOCKS	
Primary Flash Memory and Secondary EEPROM Description	
Mernory Block Select Signals	
Ready/Busy Pin (PC3)	
Memory Operation	19
INSTRUCTIONS	21
) ~	
Power-down Instruction and Power-up Mode	
EEPROM Power Down Instruction	
Power-up Mode	
READ	
Read Memory Contents	
Read Main Flash Memory Identifier	
Read Main Flash Memory Sector Protection Status	22

Reading the OTP Row	22
Reading the Erase/Program Status Bits	22
Data Polling Flag (DQ7)	23
Toggle Flag (DQ6)	
Error Flag (DQ5)	
Erase Time-out Flag DQ3 (Flash Memory only)	
Writing to the EEPROM	
Writing a Byte to EEPROM	
Writing a Page to EEPROM EEPROM Software Data Protect (SDP)	
Writing the OTP Row	
•	1.4
PROGRAMMING FLASH MEMORY	
Data Polling	27
Data Toggle	
ERASING FLASH MEMORY	
Flash Bulk Erase	
Flash Sector Erase	29
Flash Erase Suspend	
FLASH AND EEPROM MEMORY SPECIFIC FEATURES	30
Flash Memory and EEPROM Sector Protect	30
Reset	30
SRAM	
SRAM	30
MEMORY SELECT SIGNALS	31
Example	
Example	
Separate Shace Modes	-
Combined Space Modes	
PAGE REGISTER	33
PLD'S	34
The Turbo Bit in PSD	
THE TURBO BIL III PSD	
DECODE PLD (DPLD)	36
COMPLEX DLD (CDLD)	07
COMPLEX PLD (CPLD)	
Output Macrocell (OMC)	
Product Term Allocator	
Loading and Reading the Output Macrocells (OMC)	
The OMC Mask Register	39



## PSD813F1A

	The Output Enable of the OMC	. 39
	Input Macrocells (IMC)	. 41
	U BUS INTERFACE	4.4
IVIC		
	PSD Interface to a Multiplexed 8-Bit Bus	
	PSD Interface to a Non-Multiplexed 8-Bit Bus	
	Data Byte Enable Reference	
	MCU Bus Interface Examples	
	80C31	
	80C251	
	80C51XA	
	68HC11	. 51
·/^	PORTS	
//	PURIS	. 52
	General Port Architecture	. 52
	roll operally would and a second of the seco	. JZ
	MCU I/O Mode	. 54
	PLD I/O Mode	
	Address Out Mode	
	Address In Mode	. 56
	Data Port Mode	. 56
	Peripheral I/O Mode	. 56
	JTAG In-System Programming (ISP)	. 57
	Port Configuration Registers (PCR)	. 57
	Control Register	. 57
	Direction Register	. 58
	Drive Select Register	. 58
	Port Data Registers	. 59
	Data In	. 59
	Data Out Register	
	Output Macro colic (OMC)	
	Mask Macrocell Register	
	Input Viacrocells (IMC)	
	Enable Out	
	Forts A and B – Functionality and Structure	
	Port C – Functionality and Structure	
	Port D – Functionality and Structure	
	External Chip Select	. 03
PO	WER MANAGEMENT	. 64
	Automatic Power-down (APD) Unit and Power-down Mode	65
	Power-down Mode	
	For Users of the HC11 (or compatible)	66
	Other Power Saving Options	
	PLD Power Management	. 66
	PSD Chip Select Input (CSI, PD2)	. 66

Input Control Signals  RESET TIMING AND DEVICE STATUS AT RESET  Power-On Reset  Warm Reset  I/O Pin, Register and PLD Status at Reset  PROGRAMMING IN-CIRCUIT USING THE JTAG SERIAL INTERFACE  Standard JTAG Signals.  JTAG Extensions.  Security, Flash memory and EEPROM Protection  INITIAL DELIVERY STATE.  AC/DC PARAMETERS.  MAXIMUM RATING.  DC AND AC PARAMETERS.  PACKAGE MECHANICAL  PART NUMBERING  REVISION HISTORY.		nput Clock	
Power-On Reset Warm Reset I/O Pin, Register and PLD Status at Reset  PROGRAMMING IN-CIRCUIT USING THE JTAG SERIAL INTERFACE Standard JTAG Signals. JTAG Extensions. Security, Flash memory and EEPROM Protection  INITIAL DELIVERY STATE.  AC/DC PARAMETERS.  MAXIMUM RATING.  DC AND AC PARAMETERS.  PACKAGE MECHANICAL  PART NUMBERING  REVISION HISTORY.	In	nput Control Signals	
Power-On Reset Warm Reset I/O Pin, Register and PLD Status at Reset  PROGRAMMING IN-CIRCUIT USING THE JTAG SERIAL INTERFACE Standard JTAG Signals. JTAG Extensions. Security, Flash memory and EEPROM Protection  INITIAL DELIVERY STATE.  AC/DC PARAMETERS.  MAXIMUM RATING.  DC AND AC PARAMETERS.  PACKAGE MECHANICAL  PART NUMBERING  REVISION HISTORY.	RESE	ET TIMING AND DEVICE STATUS AT RESET	
Warm Reset I/O Pin, Register and PLD Status at Reset  PROGRAMMING IN-CIRCUIT USING THE JTAG SERIAL INTERFACE Standard JTAG Signals. JTAG Extensions. Security, Flash memory and EEPROM Protection  INITIAL DELIVERY STATE.  AC/DC PARAMETERS.  MAXIMUM RATING.  DC AND AC PARAMETERS.  PACKAGE MECHANICAL  PART NUMBERING  REVISION HISTORY.			
I/O Pin, Register and PLD Status at Reset  PROGRAMMING IN-CIRCUIT USING THE JTAG SERIAL INTERFACE  Standard JTAG Signals.  JTAG Extensions.  Security, Flash memory and EEPROM Protection.  INITIAL DELIVERY STATE.  AC/DC PARAMETERS.  MAXIMUM RATING.  DC AND AC PARAMETERS.  PACKAGE MECHANICAL  PART NUMBERING  REVISION HISTORY.			
Standard JTAG Signals. JTAG Extensions. Security, Flash memory and EEPROM Protection.  INITIAL DELIVERY STATE.  AC/DC PARAMETERS.  MAXIMUM RATING.  DC AND AC PARAMETERS.  PACKAGE MECHANICAL  PART NUMBERING.  REVISION HISTORY.			
Standard JTAG Signals. JTAG Extensions. Security, Flash memory and EEPROM Protection.  INITIAL DELIVERY STATE.  AC/DC PARAMETERS.  MAXIMUM RATING.  DC AND AC PARAMETERS.  PACKAGE MECHANICAL  PART NUMBERING  REVISION HISTORY.			
JTAG Extensions. Security, Flash memory and EEPROM Protection.  INITIAL DELIVERY STATE.  AC/DC PARAMETERS.  MAXIMUM RATING.  DC AND AC PARAMETERS.  PACKAGE MECHANICAL  PART NUMBERING  REVISION HISTORY.			
Security, Flash memory and EEPROM Protection  INITIAL DELIVERY STATE.  AC/DC PARAMETERS.  MAXIMUM RATING.  DC AND AC PARAMETERS.  PACKAGE MECHANICAL  PART NUMBERING  REVISION HISTORY.			
INITIAL DELIVERY STATE.  AC/DC PARAMETERS.  MAXIMUM RATING.  DC AND AC PARAMETERS.  PACKAGE MECHANICAL  PART NUMBERING  REVISION HISTORY.			
AC/DC PARAMETERS.  MAXIMUM RATING.  DC AND AC PARAMETERS.  PACKAGE MECHANICAL  PART NUMBERING  REVISION HISTORY.	50	ecurity, Flash memory and EEPROM Protection	
MAXIMUM RATING.  DC AND AC PARAMETERS.  PACKAGE MECHANICAL  PART NUMBERING  REVISION HISTORY.	INITIA	AL DELIVERY STATE	
MAXIMUM RATING.  DC AND AC PARAMETERS.  PACKAGE MECHANICAL  PART NUMBERING  REVISION HISTORY.			
DC AND AC PARAMETERS.  PACKAGE MECHANICAL  PART NUMBERING  REVISION HISTORY.	AC/D	C PARAMETERS	
DC AND AC PARAMETERS.  PACKAGE MECHANICAL  PART NUMBERING  REVISION HISTORY.	MAXI	IMUM RATING	
PACKAGE MECHANICAL			110
PART NUMBERING	DC A	ND AC PARAMETERS	\0
PART NUMBERING	PACK	KAGE MECHANICAI	30010
REVISION HISTORY			.0.
blogner, Ob	PART	F NUMBERING	
blogner, Ob	REVIS	SION HISTORY	
		blognor Ob	
	100		



#### SUMMARY DESCRIPTION

The PSD family of Programmable Microcontroller (MCU) Peripherals brings In-System Programmability (ISP) to Flash memory and programmable logic. The result is a simple and flexible solution for embedded designs. PSD devices combine many of the peripheral functions found in MCU based applications.

PSD devices integrate an optimized "microcontroller macrocell" logic architecture. The Macrocell was created to address the unique requirements of embedded system designs. It allows direct connection between the system address/data bus and the internal PSD registers to simplify communication between the MCU and other supporting devices.

The PSD family offers two methods to program PSD Flash memory while the PSD is soldered to a circuit board.

#### In-System Programming (ISP) via JTAG

An IEEE 1149.1 compliant JTAG interface is included on the PSD enabling the entire device (Flash memory, EEPROM, the PLD, and all configuration) to be rapidly programmed while soldered to the circuit board. This requires no MCU participation, which means the PSD can be programmed anytime, even while completely blank.

The innovative JTAG interface to Flash memories is an industry first, solving key problems faced by designers and manufacturing houses, such as:

First time programming. How do I get firmware into the Flash the very first time? JTFC is the answer, program the PSD while blank with no MCU involvement.

Inventory build-up of pre-programmed devices. How do I maintain an accurate count of pre-programmed Flash namory and PLD devices based on custon er acmand? How many and what version? JTAG is the answer, build your hardware with blank PSDs soldered directly to the board and then custom program just before they are shipped to customer. No more labels on chips and no more wasted inventory.

**Expensive sockets.** How do I eliminate the need for expensive and unreliable sockets? JTAG is the answer. Solder the PSD directly to the circuit board. Program first time and subsequent times with JTAG. No need to handle devices and bend the fragile leads.

#### In-Application Programming (IAP)

Two independent memory arrays (Flash and EE-PROM) are included so the MCU can execute code from one memory while erasing and programming the other. Robust product firmware updates in the field are possible over any communication channel (CAN, Ethernet, UART, J1850, etc.) using this unique architecture. Designers are relieved of these problems:

Simultaneous read and write to Flash memory. How can the MCU program the same memory from which it is executing code? It cannot. The PSD allows the MCU to operate the two memories concurrently, reading code from one while erasing and programming the other during IAP.

Complex memory mapping. I have only a 64K-byte address space to start with. How can I map these two memories efficiently? A Frogrammable Decode PLD is the answer. The concurrent PSD memories can be mapped anywhere in MCU address space, segment by segment with extremely high address resolution. As an option, the secondary Flash memory can be swapped out of the system memory nep when IAP is complete. A built-in page register preaks the 64K-byte address limit.

Se vara le program and data space. How can I write to Flash or EEPROM memory while it resides in "program" space during field firmware updates, my MCU won't allow it! The Flash PSD provides means to "reclassify" Flash or EEPROM memory as "data" space during IAP, then back to "program" space when complete.

#### **PSDsoft Express**

PSDsoft Express, a software development tool from ST, guides you through the design process step-by-step making it possible to complete an embedded MCU design capable of ISP/IAP in just hours. Select your MCU and PSDsoft Express takes you through the remainder of the design with point and click entry, covering PSD selection, pin definitions, programmable logic inputs and outputs, MCU memory map definition, ANSI-C code generation for your MCU, and merging your MCU firmware with the PSD design. When complete, two different device programmers are supported directly from PSDsoft Express: FlashLINK (JTAG) and PSDpro.

47/

Figure 2. PQFP52 Connections






Figure 3. PLCC52 Connections



47/

Figure 4. TQFP64 Connections



## **PIN DESCRIPTION**

Table 1. Pin Description (for the PLCC52 package)

Pin Name	Pin	Туре	Description <sup>(1)</sup>
ADIO0-7	30-37	1/0	This is the lower Address/Data port. Connect your MCU address or address/data bus according to the following rules:  1. If your MCU has a multiplexed address/data bus where the data is multiplexed with the lower address bits, connect AD0-AD7 to this port.  2. If your MCU does not have a multiplexed address/data bus, or you are using an 80C251 in page mode, connect A0-A7 to this port.  3. If you are using an 80C51XA in burst mode, connect A4/D0 through A11/D7 to this port.  ALE or AS latches the address. The PSD drives data out only if the READ signal is active and one of the PSD functional blocks was selected. The addresses on this port are passed to the PLDs.
ADIO8-15	39-46	I/O	This is the upper Address/Data port. Connect your MCU address or address/data bus according to the following rules:  1. If your MCU has a multiplexed address/data bus where the data is multiplexed with the lower address bits, connect A8-A15 to this port.  2. If your MCU does not have a multiplexed address/data bus, connect A8-A15 to this port.  3. If you are using an 80C251 in page mode, connect ADC-CO 5 to this port.  4. If you are using an 80C51XA in burst mode, connect A12/D8 through A19/D15 to this port.  ALE or AS latches the address. The PSD drives acta out only if the READ signal is active and one of the PSD functional blocks was serected. The addresses on this port are passed to the PLDs.
CNTL0	47	I	The following control signals can be connected to this port, based on your MCU:  1. WR – active Low Write Stroke input.  2. R_W – active High READIR ctive Low write input.  This port is connected to the PLDs. Therefore, these signals can be used in decode and other logic equations.
CNTL1	50	eig	The followin to introl signals can be connected to this port, based on your MCU:  1. RD - icti /e Low Read Strobe input.  2. E - L clock input.  3. Lis - active Low Data Strobe input.  4. PSEN - connect PSEN to this port when it is being used as an active Low READ signal. For example, when the 80C251 outputs more than 16 address bits, PSEN is actually the READ signal.  This port is connected to the PLDs. Therefore, these signals can be used in decode and other logic equations.
CNTL2	49	I	This port can be used to input the PSEN (Program Select Enable) signal from any MCU that uses this signal for code exclusively. If your MCU does not output a Program Select Enable signal, this port can be used as a generic input. This port is connected to the PLDs.
Reset	48	I	Active Low Reset input. Resets I/O Ports, PLD macrocells and some of the Configuration Registers. Must be Low at Power-up.



Pin Name	Pin	Туре	Description <sup>(1)</sup>
PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7	29 28 27 25 24 23 22 21	I/O	These pins make up Port A. These port pins are configurable and can have the following functions:  1. MCU I/O – write to or read from a standard output or input port.  2. CPLD macrocell (McellAB0-7) outputs.  3. Inputs to the PLDs.  4. Latched address outputs (see Table 5).  5. Address inputs. For example, PA0-3 could be used for A0-A3 when using an 80C51XA in burst mode.  6. As the data bus inputs D0-D7 for non-multiplexed address/data bus MCUs.  7. D0/A16-D3/A19 in M37702M2 mode.  8. Peripheral I/O mode.  Note: PA0-PA3 can only output CMOS signals with an option for high slew rate. However, PA4-PA7 can be configured as CMOS or Open Drain Outputs.
PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7	7 6 5 4 3 2 52 51	I/O	These pins make up Port B. These port pins are configurable and can have the following functions:  1. MCU I/O – write to or read from a standard output or input port.  2. CPLD macrocell (McellAB0-7 or McellBC0-7) outputs.  3. Inputs to the PLDs.  4. Latched address outputs (see Table 5).  Note: PB0-PB3 can only output CMOS signals with an option for high siew rate. However, PB4-PB7 can be configured as CMOS or Open Drain Outputs.
PC0	20	I/O	PC0 pin of Port C. This port pin can be configured to have the following functions:  1. MCU I/O – write to or read from a standard output or input port.  2. CPLD macrocell (McellBC0) output.  3. Input to the PLDs.  4. TMS Input <sup>2</sup> for the JTAG Interface This pin can be configured as a CMOO or Open Drain output.
PC1	19	I/O	PC1 pin of Port C. This port pin can be configured to have the following functions:  1. MCU I/O – write to or read from a standard output or input port.  2. CPLD macrocell (MceliBC1) output.  3. Input to the PLDs  4. TCK Input? In the JTAG Interface.  This pin pands configured as a CMOS or Open Drain output.
PC2	18	1,5	PC2 pir. of Port C. This port pin can be configured to have the following functions:  1. NCU I/O – write to or read from a standard output or input port.  2. CPLD macrocell (McellBC2) output.  3. Input to the PLDs.  This pin can be configured as a CMOS or Open Drain output.
PC3	37.0	I/O	PC3 pin of Port C. This port pin can be configured to have the following functions:  1. MCU I/O – write to or read from a standard output or input port.  2. CPLD macrocell (McellBC3) output.  3. Input to the PLDs.  4. TSTAT output <sup>2</sup> for the JTAG Serial Interface.  5. Ready/Busy output for In-System parallel programming.  This pin can be configured as a CMOS or Open Drain output.
PC4	14	I/O	PC4 pin of Port C. This port pin can be configured to have the following functions:  1. MCU I/O – write to or read from a standard output or input port.  2. CPLD macrocell (McellBC4) output.  3. Input to the PLDs.  4. TERR output <sup>2</sup> for the JTAG Interface. This pin can be configured as a CMOS or Open Drain output.




Pin Name	Pin	Туре	Description <sup>(1)</sup>
PC5	13	I/O	PC5 pin of Port C. This port pin can be configured to have the following functions:  1. MCU I/O – write to or read from a standard output or input port.  2. CPLD macrocell (McellBC5) output.  3. Input to the PLDs.  4. TDI input <sup>2</sup> for the JTAG Interface. This pin can be configured as a CMOS or Open Drain output.
PC6	12	I/O	PC6 pin of Port C. This port pin can be configured to have the following functions:  1. MCU I/O – write to or read from a standard output or input port.  2. CPLD macrocell (McellBC6) output.  3. Input to the PLDs.  4. TDO output <sup>2</sup> for the JTAG Interface. This pin can be configured as a CMOS or Open Drain output.
PC7	11	I/O	PC7 pin of Port C. This port pin can be configured to have the following functions:  1. MCU I/O – write to or read from a standard output or input port.  2. CPLD macrocell (McellBC7) output.  3. Input to the PLDs.  4. DBE – active Low Data Byte Enable input from 68HC912 type MCI to This pin can be configured as a CMOS or Open Drain output.
PD0	10	I/O	PD0 pin of Port D. This port pin can be configured to have the following functions:  1. ALE/AS input latches address output from the MCU.  2. MCU I/O – write or read from a standard output כ־ i איני port.  3. Input to the PLDs.  4. CPLD output (External Chip Select).
PD1	9	I/O	PD1 pin of Port D. This port pin can he configured to have the following functions:  1. MCU I/O – write to or read from a standard output or input port.  2. Input to the PLDs.  3. CPLD output (External Chip Select).  4. CLKIN – clock input to the CFLD macrocells, the APD Unit's Power-down counter, and the CPLD AND Array.
PD2	8	1/0	PD2 pin of Pcrt D. This port pin can be configured to have the following functions:  1. MCU I/O - write to or read from a standard output or input port.  2. Input to the PLDs.  3. CPLD output (External Chip Select).  4. YSD Chip Select Input (CSI). When Low, the MCU can access the PSD memory and I/O. When High, the PSD memory blocks are disabled to conserve power.
V <sub>CC</sub>	15, 33	S	Supply Voltage
GND	1, 15, 26	64	Ground pins

Note 1. he pin numbers in this table are for the PLCC package only. See the Figure 2., page 7, for pin numbers on other package type.

z. These functions can be multiplexed with other functions.

Figure 5. Block Diagram



#### PSD ARCHITECTURAL OVERVIEW

PSD devices contain several major functional blocks. Figure 5 shows the architecture of the PSD device. The functions of each block are described briefly in the following sections. Many of the blocks perform multiple functions and are user configurable.

#### Memory

The PSD contains the following memories:

- a 1 Mbit Flash memory
- a secondary 256 Kbit EEPROM memory
- a 16 Kbit SRAM

Each of the memory blocks is briefly discussed in the following paragraphs. A more detailed discussion can be found in the section entitled MEMORY BLOCKS, page 18.

The 1 Mbit Flash memory is the main memory of the PSD. It is divided into 8 equally-sized sectors that are individually selectable.

The 256 Kbit EEPROM or Flash memory is divided into 4 equally-sized sectors. Each sector is individually selectable.

The 16 Kbit SRAM is intended for use as a scratchpad memory or as an extension to the microcontroller SRAM.

Each sector of memory can be located in a different address space as defined by the user. The access times for all memory types includes the address latching and DPLD decoding time.

#### **PLDs**

The device contains two PLD blocks, each optimized for a different function, as shown in Table 2. The functional partitioning of the PLDs reduces power consumption, optimizes cost/performance, and eases design entry.

The Decode PLD (PPLD) is used to decode addresses and generate chip selects for the PSD internal memory and registers. The CPLD can implement user-defined logic functions. The DPLD has containatorial outputs. The CPLD has 16 Output macrocells and 3 combinatorial outputs. The PSD also has 24 Input macrocells that can be configured as inputs to the PLDs. The PLDs receive their inputs from the PLD Input Bus and are differentiated by their output destinations, number of Product Terms, and macrocells.

The PLDs consume minimal power by using Zero-Power design techniques. The speed and power consumption of the PLD is controlled by the Turbo Bit (ZPSD only) in the PMMR0 register and other bits in the PMMR2 registers. These registers are set by the microcontroller at runtime. There is a slight penalty to PLD propagation time when invoking the ZPSD features.

#### I/O Ports

The PSD has 27 I/O pins divided among four ports (Port A, B, C, and D). Each I/O pin can be individually configured for different functions. Ports A, B, C and D can be configured as standard MCU I/O ports, PLD I/O, or latched address outputs for microcontrollers using multiplexed address/data busses.

The JTAG pins can be enabled on Port C for In-System Programming (ISP).

Ports A and B can also be configured as a data port for a non-multiplexed bus or multiplexed Address/Data buses for certain types of 16-bit microcontrollers.

#### Microcontrol er bus Interface

The PSD easily interfaces with most 8-bit microcor trolles. That have either multiplexed or non-multiplexed address/data busses. The device is configured to respond to the microcontroller's control signals, which are also used as inputs to the PLDs. Where there is a requirement to use a 16-bit data bus to interface to a 16-bit microcontroller, two PSDs must be used. For examples, please see the section entitled MCU Bus Interface Examples, page 47.

Table 2. PLD I/O

Name	Inputs	Outputs	Product Terms
Decode PLD (DPLD)	73	17	42
Complex PLD (CPLD)	73	19	140

#### **JTAG Port**

In-System Programming can be performed through the JTAG pins on Port C. This serial interface allows complete programming of the entire PSD device. A blank device can be completely programmed. The JTAG signals (TMS, TCK, TSTAT, TERR, TDI, TDO) can be multiplexed with other functions on Port C. Table 3 indicates the JTAG signals pin assignments.

#### In-System Programming (ISP)

Using the JTAG signals on Port C, the entire PSD device can be programmed or erased without the use of the microcontroller. The main Flash memory can also be programmed in-system by the microcontroller executing the programming algorithms out of the EEPROM or SRAM. The EE-PROM can be programmed the same way by executing out of the main Flash memory. The PLD logic or other PSD configuration can be programmed through the JTAG port or a device programmer. Table 4 indicates which programming methods can program different functional blocks of the PSD.

#### Page Register

The 8-bit Page Register expands the address range of the microcontroller by up to 256 times. The paged address can be used as part of the address space to access external memory and peripherals, or internal memory and I/O. The Page Register can also be used to change the address mapping of blocks of Flash memory into different memory spaces for in-circuit programming.

#### **Power Management Unit (PMU)**

The Power Management Unit (PMU) in the PSD gives the user control of the power consumption on selected functional blocks based on system requirements. The PMU includes an Automatic Power Down unit (APD) that will turn off device functions due to microcontroller inactivity. The APD unit has a Power Down Mode that helps reduce power consumption.

The PSD also has some bits that are configured at run-time by the MCU to reduce power consumption of the CPLD. The turbo bit in the PMMR0 register can be turned off and the CPLD will latch its outputs and go to sleep until the next transition on its inputs.

Additionally, bits in the PMMR2 register can be set by the MCU to block signals from entering the CPLD to reduce power consumption. Figure see the section entitled POWER MANAGEMENT, page 64 for more details.

Table 3. JTAG Signals on Port C

Port C Pins	JTAG Signal
PC0	TMS
PCı	тск
PC3	TSTAT
PC4	TERR
PC5	TDI
PC6	TDO

Table 4. Methods of Programming Different Functional Blocks of the PSD

Functional P.ock	JTAG Programming	Device Programmer	In-System Parallel Programming
Main Flash Memory	Yes	Yes	Yes
EEPROM N.S.11 Ory	Yes	Yes	Yes
PL ) Ar ay (DPLD and CPLD)	Yes	Yes	No
PSD Configuration	Yes	Yes	No
Optional OTP Row	No	Yes	Yes


#### **DEVELOPMENT SYSTEM**

The PSD is supported by PSDsoft Express a Windows-based (95, 98, NT) software development tool. A PSD design is quickly and easily produced in a point and click environment. The designer does not need to enter Hardware Definition Language (HDL) equations (unless desired) to define PSD pin functions and memory map information. The general design flow is shown in Figure 6 below. PSDsoft Express is available from our web

site (www.st.com/psm) or other distribution channels.

PSDsoft Express directly supports two low cost device programmers from ST, PSDpro and Flash-LINK (JTAG). Both of these programmers may be purchased through your local distributor/representative, or directly from our web site using a credit card. The PSD is also supported by third party device programmers, see web site for current list.

Figure 6. PSDsoft Express Development Tool



#### PSD REGISTER DESCRIPTION AND ADDRESS OFFSET

Table 5 shows the offset addresses to the PSD registers relative to the CSIOP base address. The CSIOP space is the 256 bytes of address that is allocated by the user to the internal PSD registers.

Table 6 provides brief descriptions of the registers in CSIOP space. The following section gives a more detailed description.

Table 5. I/O Port Latched Address Output Assignments

MCU <sup>(1)</sup>	Po	rt A <sup>(2)</sup>	Port B <sup>(2)</sup>		
WICU <sup>(*)</sup>	Port A (3:0)	Port A (7:4)	Port B (3:0)	Port B (7:4)	
8051XA (8-bit)	N/A	Address a7-a4	Address a11-a8	N/A	
80C251 (page mode)	N/A	N/A	Address a11-a8	Address a15-a12	
All other 8-bit multiplexed	Address a3-a0	Address a7-a4	Address a3-a0	Address a7-a4	
8-bit non-multiplexed bus	N/A	N/A	Address a3-a0	Address a7-a4	

Note: 1. See the section entitled I/O PORTS, page 52, on how to enable the Latched Address Output function.

2. N/A = Not Applicable

**Table 6. Register Address Offset** 

Register Name	Port A	Port B	Port C	Port D	Other <sup>(1)</sup>	Descript on
Data In	00	01	10	11		Reads Port pin as input. MCU I/O input mode
Control	02	03				Selects mode bot veen MCU I/O or Address Out
Data Out	04	05	12	13		Stores data for output to Port pins, MCU I/O output
Direction	06	07	14	15		Configures Port pin as input or output
Drive Select	08	09	16	17	(5)	Configures Port pins as either CMOS or Open Drain on some pins, while selecting high slew rate on other pins.
Input Macrocell	0A	0B	18	10		Reads Input Macrocells
Enable Out	0C	0D	0	1B		Reads the status of the output enable to the I/O Port driver
Output Macrocells AB	20	.20		51		READ – reads output of macrocells AB WRITE – loads macrocell flip-flops
Output Macrocells BC	Cir	21	21			READ – reads output of macrocells BC WRITE – loads macrocell flip-flops
Mask Macrocel's AB	22	22				Blocks writing to the Output Macrocells AB
Mask Macrocells		23	23			Blocks writing to the Output Macrocells BC
Primary Flash Protection					C0	Read only – Flash Sector Protection
Secondary Flash memory Protection					C2	Read only – PSD Security and EEPROM Sector Protection
JTAG Enable					C7	Enables JTAG Port
PMMR0					В0	Power Management Register 0
PMMR2					B4	Power Management Register 2
Page		_			E0	Page Register
VM					E2	Places PSD memory areas in Program and/or Data space on an individual basis.

Note: 1. Other registers that are not part of the I/O ports.



#### **DETAILED OPERATION**

As shown in Figure 5., page 13, the PSD consists of six major types of functional blocks:

- Memory Blocks
- PLD Blocks
- MCU Bus Interface
- I/O Ports
- Power Management Unit (PMU)
- JTAG Interface

The functions of each block are described in the following sections. Many of the blocks perform multiple functions, and are user configurable.

#### **MEMORY BLOCKS**

The PSD has the following memory blocks (see Table 7):

- The Main Flash memory
- Secondary EEPROM memory
- SRAM

The Memory Select signals for these blocks originate from the Decode PLD (DPLD) and are user-defined in PSDsoft Express.

## Primary Flash Memory and Secondary EEPROM Description

The 1Mb primary Flash memory is divided evenly into eight 16-KByte sectors. The EEPROM memory is divided into four sectors of eight KBytes each. Each sector of either memory can be separa elyprotected from Program and Erase operation.

Flash memory may be erased on a sector-by sector basis and programmed byte-by-byts. Flash sector erasure may be suspended while data is read from other sectors of interiory and then resumed after reading.

EEPROM may be programmed byte-by-byte or sector-by-sector and erasing is automatic and

transparent. The integrity of the data can be secured with the help of Software Data Protection (SDP). Any write operation to the EEPROM is inhibited during the first five milliseconds following power-up.

During a program or erase of Flash, or during a write of the EEPROM, the status can be output on the Ready/Busy (PC3) pin of Port C3. This pin is set up using PSDsoft Express Configuration.

Memory Block Select Signals. The decode PLD in the PSD generates the chip selects for all the internal memory blocks (refer to the section. entitled PLD'S, page 34). Each of the eight Flash memory sectors have a Flash Select signal (F30-FS7) which can contain up to three product lerms Each of the four EEPROM memory sectors have a Select signal (EES0-3 or CSBOOT0-3) which can contain up to three product terms. I aving three product terms for each sector solect signal allows a given sector to be mappe t in different areas of system memory. When using a microcontroller with separate Program and Data space, these flexible select signals allow dynamic re-mapping of sectors from one space to the other.

Ready/Susy Pin (PC3). Pin PC3 can be used to out but the Ready/Busy status of the PSD. The output on the pin will be a '0' (Busy) when Flash or EEPROM memory blocks are being written to, or when the Flash memory block is being erased. The output will be a '1' (Ready) when no write or erase operation is in progress.

**Table 7. Memory Blocks** 

. 45.6	nory Disone		
Device	Main Flash	EEPROM	SRAM
PSD813F1A	128KB	32KB	2KB



#### **Memory Operation**

The main Flash and EEPROM memory are addressed through the microcontroller interface on the PSD device. The microcontroller can access these memories in one of two ways:

- The microcontroller can execute a typical bus WRITE or READ operation just as it would if accessing a RAM or ROM device using standard bus cycles.
- The microcontroller can execute a specific instruction that consists of several WRITE and READ operations. This involves writing specific data patterns to special addresses within the Flash or EEPROM to invoke an embedded algorithm. These instructions are summarized in Table 8., page 20.

Typically, Flash memory can be read by the microcontroller using READ operations, just as it would read a ROM device. However, Flash memory can only be erased and programmed with specific instructions. For example, the microcontroller cannot write a single byte directly to Flash memory as one would write a byte to RAM. To program a byte

Obsolete Product(s)

into Flash memory, the microcontroller must execute a program instruction sequence, then test the status of the programming event. This status test is achieved by a READ operation or polling the Ready/Busy pin (PC3).

The Flash memory can also be read by using special instructions to retrieve particular Flash device information (sector protect status and ID).

The EEPROM is a bit different. Data can be written to EEPROM memory using write operations, like writing to a RAM device, but the status of each WRITE event must be checked by the microcontroller. A WRITE event can be one to 64 contiguous bytes. The status test is very similar to that used for Flash memory (READ operation or Ready/Busy). Optionally, the EEPROM memory may be put into a Software Data Protoci (SDP) mode where it requires instructions, rather than operations, to alter its contents. SDF mode makes writing to EEPROM much like writing to Flash memory.

**Table 8. Instructions** 

Instruction	EEPROM Sector Select (EESi)	Flash Sector Select (FSi) <sup>(2)</sup>	Cycle 1	Cycle 2	Cycle 3	Cycle 4	Cycle 5	Cycle 6	Cycle 7
Read Flash Identifier <sup>3,5</sup>	0	1	AAh@ X555h	55h@ XAAAh	90h@ X555h	Read Identifier with (A6,A1,A0 at 0,0,1)			
Read OTP row <sup>4</sup>	1	0	AAh@ X555h	55h@ XAAAh	90h@ X555h	Read byte 1	Read byte 2		Read byte N
Read Sector Protection Status <sup>3,5</sup>	0	1	AAh@ X555h	55h@ XAAAh	90h@ X555h	Read identifier with (A6, A1; A0 = 0,1,0)			, cill
Program a Flash Byte <sup>5</sup>	0	1	AAh@ X555h	55h@ XAAAh	A0h@ X555h	Data@ address		09/	7.
Erase one Flash Sector <sup>5</sup>	0	1	AAh@ X555h	55h@ XAAAh	80h@ X555h	AAh@ X555h	55h Ĉ ∷AAAh	30n@ Sector address	30h@ Sector address <sup>1</sup>
Erase the Whole Flash <sup>5</sup>	0	1	AAh@ X555h	55h@ XAAAh	80h@ X555h	AAr.@ 2.555n	55h@ XAAAh	10h@ X555h	
Suspend Sector Erase <sup>5</sup>	0	1	B0h@ XXXXh	(	20.	LO.Y			
Resume Sector Erase <sup>5</sup>	0	1	30h@ XXXXh		0/6				
EEPROM Power Down <sup>4</sup>	1	0	A ุ ก เจ X555h	55h@ XAAAh	30h@ X555h				
SDP Enable/ EEPROM Write <sup>4</sup>	1	000	AAh@ X555h	55h@ XAAAh	A0h@ X555h	Write byte	Write byte 2		Write byte N
SDP Disable <sup>4</sup>	9/8	0	AAh@ X555h	55h@ XAAAh	80h@ X555h	AAh@ X555h	55h@ XAAAh	20h@ X555h	
Write in OTP Row <sup>4,6</sup>	0)2,0	0	AAh@ X555h	55h@ XAAAh	B0h@ X555h	Write byte 1	Write byte 2		Write byte N
Retzii. (ron) OT ? Reau or EEPhOM Power-Down)4	(C) 1	0	F0h@ XXXX						
Reset <sup>3.5</sup>	0	1	AAh@ X555h	55h@ XAAAh	F0h@ XXXX				
Reset (short instruction) <sup>5</sup>	0	1	F0h@ XXXX						

Note: 1. Additional sectors to be erased must be entered within 80 µs. A Sector Address is any address within the Sector.

2. Flash and EEPROM Sector Selects are active high. Addresses A15-A12 are don't cares in Instruction Bus Cycles.

47/

<sup>3.</sup> The Reset instruction is required to return to the normal READ mode if DQ5 goes high or after reading the Flash Identifier or Protection status.

<sup>4.</sup> The MCU cannot invoke these instructions while executing code from EEPROM. The MCU must be operating from some other memory when these instructions are performed.

<sup>5.</sup> The MCU cannot invoke these instructions while executing code from the same Flash memory for which the instruction is intended. The MCU must operate from some other memory when these instructions are executed.

<sup>6.</sup> Writing to OTP Row is allowed only when SDP mode is disabled.

#### INSTRUCTIONS

An instruction is defined as a sequence of specific operations. Each received byte is sequentially decoded by the PSD and not executed as a standard write operation. The instruction is executed when the correct number of bytes are properly received and the time between two consecutive bytes is shorter than the time-out value. Some instructions are structured to include READ operations after the initial WRITE operations.

The sequencing of any instruction must be followed exactly. Any invalid combination of instruction bytes or time-out between two consecutive bytes while addressing Flash memory will reset the device logic into READ mode (Flash memory reads like a ROM device). An invalid combination or time-out while addressing the EEPROM block will cause the offending byte to be interpreted as a single operation.

The PSD supports these instructions (see Table 8., page 20):

#### Flash memory:

- Erase memory by chip or sector
- Suspend or resume sector erase
- Program a Byte
- Reset to READ mode
- Read Flash Identifier value
- Read Sector Protection Status

#### EEPROM:

- Write data to OTP Row
- Read data from OTP Row
- Power down memory
- Enable Software Data Protect (SDP)
- Disable SDP
- Return from read GTP Row read mode or power down mide.

These instructions are detailed in Table 8., page 20. For efficient decoding of the instructions, the first two bytes of an instruction are the coded cycles and are followed by a command byte or confirmation byte. The coded cycles consist of writing the data AAh to address X555h during the first cycle and data 55h to address XAAAh during the second cycle. Address lines A15-A12 are don't cares during the instruction WRITE cycles. However, the appropriate sector select signal (FSi or EESi) must be selected.

#### **Power-down Instruction and Power-up Mode**

EEPROM Power Down Instruction. The EEPROM can enter power down mode with the help of the EEPROM power down instruction (see Table 8., page 20). Once the EEPROM power down instruction is decoded, the EEPROM manager cannot be accessed unless a Return instruction (also in Table 8., page 20) is depoted. Alternately, this power down mode will automatically occur when the APD circuit is triggered (see section entitled Automatic Power-down (APD) Unit and Power-down Mode, page 35). Therefore, this instruction is not required if the APD circuit is used.

**Power-up Mode.** The PSD internal logic is reset upon power-up to the READ mode. Any write operation to the EEPROM is inhibited during the first 5ms following power-up. The FSi and EESi select signals, along with the write strobe signal, must be in the false state during power-up for maximum security of the data contents and to remove the possibility of a byte being written on the first edge of a write strobe signal. Any write cycle initiation is locked when  $V_{CC}$  is below  $V_{LKO}$ .

#### **READ**

Under typical conditions, the microcontroller may read the Flash or EEPROM memory using READ operations just as it would a ROM or RAM device. Alternately, the microcontroller may use READ operations to obtain status information about a Program or Erase operation in progress. Lastly, the microcontroller may use instructions to read special data from these memories. The following sections describe these READ functions.

Read Memory Contents. Main Flash is placed in the READ mode after power-up, chip reset, or a Reset Flash instruction (see Table 8., page 20). The microcontroller can read the memory contents of main Flash or EEPROM by using READ operations any time the READ operation is not part of an instruction sequence.

**Read Main Flash Memory Identifier.** The main Flash memory identifier is read with an instruction composed of 4 operations:

3 specific write operations and a READ operation (see Table 8). During the READ operation, address bits A6, A1, and A0 must be 0,0,1, respectively, and the appropriate sector select signal (FSi) must be active. The Flash ID is E3h for the PSD. The MCU can read the ID only when it is executing from the EEPROM.

Read Main Flash Memory Sector Protection Status. The main Flash memory sector protection status is read with an instruction composed (if 4 operations: 3 specific WRITE operations and a READ operation (see Table 8., page 20). During the READ operation, address bits A6, A1, and A0 must be 0,1,0, respectively, while the phip select FSi designates the Flash sector whose protection has to be verified. The READ operation will produce 01h if the Flash sector is protected, or 00h if the sector is not protected.

The sector protection status for all NVM blocks (main Flash of EEPROM) can be read by the microcontroller accessing the Flash Protection and PSD/EE Protection registers in PSD I/O space. See Flash Memory and EEPROM Sector Protect, page 30 for register definitions.

Reading the OTP Row. There are 64 bytes of One-Time-Programmable (OTP) memory that reside in EEPROM. These 64 bytes are in addition to the 32 Kbytes of EEPROM memory. A READ of the OTP row is done with an instruction composed of at least 4 operations: 3 specific WRITE operations and one to 64 READ operations (see Table 8., page 20). During the READ operation(s), address bit A6 must be zero, while address bits A5-A0 define the OTP Row byte to be read while any EEPROM sector select signal (EESi) is active. After reading the last byte, an EEPROM Return instruction must be executed (see Table 8., page 20).

Reading the Erase/Program Status Bits. The PSD provides several status bits to be used by the microcontroller to confirm the completion of an erase or programming instruction of Flash memory. Bits are also available to snow the status of WRITES to EEPROM. There status bits minimize the time that the microcontroller spends performing these tasks and and defined in Table 9. The status bits can be get as many times as needed. For Flash memory, the microcontroller can perform a REA to apportion to obtain these status bits

For Flash memory, the microcontroller can perform a READ operation to obtain these status bits while an Elase or Program instruction is being executed by the embedded algorithm. See the section entitled PROGRAMMING FLASH MEMORY, page 27 for details.

For EEPROM not in SDP mode, the microcontroller can perform a READ operation to obtain these status bits just after a data WRITE operation. The microcontroller may write one to 64 bytes before reading the status bits. See the section entitled Writing to the EEPROM, page 24 for details.

For EEPROM in SDP mode, the microcontroller will perform a READ operation to obtain these status bits while an SDP write instruction is being executed by the embedded algorithm. See section entitled EEPROM Software Data Protect (SDP), page 24 for details.

Table 9. Status Bit

Device	FSi/ CSBOOTi	EESi	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Flash	V <sub>IH</sub>	$V_{IL}$	Data Polling	Toggle Flag	Error Flag	Х	Erase Timeout	Х	Х	Х
EEPROM	VIL	V <sub>IH</sub>	Data Polling	Toggle Flag	х	х	Х	Х	Х	Х

Note: 1. X = not guaranteed value, can be read either 1 or 0.

2. DQ7-DQ0 represent the Data Bus Bits, D7-D0.

3. FSi and EESi are active High.

#### Data Polling Flag (DQ7)

When Erasing or Programming the Flash memory (or when Writing into the EEPROM memory), bit DQ7 outputs the complement of the bit being entered for Programming/Writing on DQ7. Once the Program instruction or the WRITE operation is completed, the true logic value is read on DQ7 (in a Read operation). Flash memory specific features:

- Data Polling is effective after the fourth WRITE pulse (for programming) or after the sixth WRITE pulse (for Erase). It must be performed at the address being programmed or at an address within the Flash sector being erased.
- During an Erase instruction, DQ7 outputs a '0.'
   After completion of the instruction, DQ7 will output the last bit programmed (it is a '1' after erasing).
- If the byte to be programmed is in a protected Flash sector, the instruction is ignored.
- If all the Flash sectors to be erased are protected, DQ7 will be set to '0' for about 100µs, and then return to the previous addressed byte. No erasure will be performed.

#### Toggle Flag (DQ6)

The PSD offers another way for determining when the EEPROM write or the Flash memory Program instruction is completed. During the internal WRITE operation and when either the FSi or EESi is true, the DQ6 will toggle from '0' to '1' and '1' to '0' on subsequent attempts to read any byte on the memory.

When the internal cycle is complete the toggling will stop and the data read on the Lata Bus D0-7 is the addressed memory Lyte. The device is now accessible for a new RFAD or WRITE operation.

The operation is finished when two successive reads yield the same output data. Flash memory specific features:

- The Toggle bit is effective after the fourth WRITE pulse (for programming) or after the sixth WRITE pulse (for Erase).
- If the byte to be programmed belongs to a protected Flash sector, the instruction is ignored.
- If all the Flash sectors selected for erasure are protected, DQ6 will toggle to '0' for about 100 µs and then return to the previous addressed byte.

#### Error Flag (DQ5)

During a correct Program or Erase, the Error bit will set to '0.' This bit is set to '1' when there is a failure during Flash byte programming, Sector erase, or Bulk Erase.

In the case of Flash programming, the Error Bit indicates the attempt to program a Flash bit(s) from the programmed state ('0') to the erased state ('1'), which is not a valid coordinary. The Error bit may also indicate a timpout condition while attempting to program a byte.

In case of an error in Flash sector erase or byte program, the Flash sector in which the error occurred or to which the programmed byte belongs must no longer be used. Other Flash sectors may still be used. The Error bit resets after the Reset instruction.

#### **Erase Time-out Flag DQ3 (Flash Memory only)**

The Erase Timer bit reflects the time-out period allowed between two consecutive Sector Erase instructions. The Erase timer bit is set to '0' after a Sector Erase instruction for a time period of 100µs + 20% unless an additional Sector Erase instruction is decoded. After this time period or when the additional Sector Erase instruction is decoded, DQ3 is set to '1.'



#### Writing to the EEPROM

Data may be written a byte at a time to the EE-PROM using simple write operations, much like writing to an SRAM. Unlike SRAM though, the completion of each byte write must be checked before the next byte is written. To speed up this process, the PSD offers a Page write feature to allow writing of several bytes before checking status.

To prevent inadvertent writes to EEPROM, the PSD offers a Software Data Protect (SDP) mode. Once enabled, SDP forces the MCU to "unlock" the EEPROM before altering its contents, much like Flash memory programming.

Writing a Byte to EEPROM. A write operation is initiated when an EEPROM select signal (EESi) is true and the write strobe signal (WR) into the PSD is true. If the PSD detects no additional writes within 120µsec, an internal storage operation is initiated. Internal storage to EEPROM memory technology typically takes a few milliseconds to complete.

The status of the write operation is obtained by the MCU reading the Data Polling or Toggle bits (as detailed in section entitled READ, page 22), or the Ready/Busy output pin (section Ready/Busy Pin (PC3), page 18).

Keep in mind that the MCU does not need to erase a location in EEPROM before writing it. Erasure is performed automatically as an internal process.

Writing a Page to EEPROM. Writing data to IEPROM using page mode is more efficient than writing one byte at a time. The PSD EEPPOM has a 64 byte volatile buffer that the MCD nay fill before an internal EEPROM storage operation is initiated. Page mode timing approaches a 64:1 advantage over the time it takes to write individual bytes.

To invoke page mode, the MCU must write to EE-PROM locations within a single page, with no more than 120 µs between individual byte writes. A single page means that address lines A14 to A6 must renian constant. The MCU may write to the 64 locations on a page in any order, which is determined by address lines A5 to A0. As soon as 120 µs have expired after the last page write, the internal EEPROM storage process begins and the MCU checks programming status. Status is checked the same way it is for byte writes, described above.

**Note:** Be aware that if the upper address bits (A14 to A6) change during page write operations, loss of data may occur. Ensure that all bytes for a given page have been successfully stored in the EE-PROM before proceeding to the next page. Correct management of MCU interrupts during EEPROM page write operations is essential.

**EEPROM Software Data Protect (SDP).** The SDP feature is useful for protecting the contents of EEPROM from inadvertent write cycles that may occur during uncontrolled MCU bus conditions.

occur during uncontrolled MCU bus conditions. These may happen if the application software gets lost or when VCC is not within normal operating range.

Instructions from the MCU are used to enable and disable SDP mode (see Table 8., page 20). Once enabled, the MCU must write an instruction sequence to EEPROM before writing data (much like writing to Flash memory). SDP mode can be used for both byte and page writes to EEPROM. The device will remain in SDP mode until the MCU issues a valid SDP disable instruction.

PSD devices are shipped with SDP mode cisabled. However, within PSDsoft Express, SDP mode may be enabled as part of programming the device with a device programmer (PSE pro).

To enable SDP mode at runding, the MCU must write three specific data blues at three specific memory locations, as shown in Figure 7., page 25. Any further writes to ELPROM when SDP is set will require this same sequence, followed by the byte(s) to write. The first SDP enable sequence can be followed directly by the byte(s) to be written

To disple SDP mode, the MCU must write specific bytes to six specific locations, as shown in Figure 8., page 26.

The MCU must not be executing code from EE-PROM when these instructions are invoked. The MCU must be operating from some other memory when enabling or disabling SDP mode.

The state of SDP mode is not changed by power on/off sequences (nonvolatile). When either the SDP enable or SDP disable instructions are issued from the MCU, the MCU must use the Toggle bit (status bit DQ6) or the Ready/Busy output pin to check programming status. The Ready/Busy output is driven low from the first write of AAh @ 555h until the completion of the internal storage sequence. Data Polling (status bit DQ7) is not supported when issuing the SDP enable or SDP disable commands.


Note: Using the SDP sequence (enabling, disabling, or writing data) is initiated when specific bytes are written to addresses on specific "pages" of EEPROM memory, with no more than 120µs between WRITES. The addresses 555h and AAAh are located on different pages of EEPROM. This is how the PSD distinguishes these instruction sequences from ordinary writes to EEPROM, which are expected to be within a single EEPROM page.

#### Writing the OTP Row


Writing to the OTP row (64 bytes) can only be done once per byte, and is enabled by an instruction. This instruction is composed of three specific WRITE operations of data bytes at three specific memory locations followed by the data to be stored in the OTP row (refer to Table 8., page 20).

During the WRITE operations, address bit A6 must be zero, while address bits A5-A0 define the OTP Row byte to be written while any EEPROM Sector Select signal (EESi) is active. Writing the OTP Row is allowed only when SDP mode is not enabled

Figure 7. EEPROM SDP Enable Flowcharts







#### PROGRAMMING FLASH MEMORY

Flash memory must be erased prior to being programmed. The MCU may erase Flash memory all at once or by-sector, but not byte-by-byte. A byte of Flash memory erases to all logic ones (FF hex), and its bits are programmed to logic zeros. Although erasing Flash memory occurs on a sector basis, programming Flash memory occurs on a byte basis.

The PSD main Flash and optional boot Flash require the MCU to send an instruction to program a byte or perform an erase function (see Table 8., page 20). This differs from EEPROM, which can be programmed with simple MCU bus write operations (unless EEPROM SDP mode is enabled).

Once the MCU issues a Flash memory program or erase instruction, it must check for the status of completion. The embedded algorithms that are invoked inside the PSD support several means to provide status to the MCU. Status may be checked using any of three methods: Data Polling, Data Toggle, or the Ready/Busy output pin.

#### **Data Polling**

Polling on DQ7 is a method of checking whether a Program or Erase instruction is in progress or has completed. Figure 9 shows the Data Polling algorithm.

When the MCU issues a programming instruction, the embedded algorithm within the PSD begins. The MCU then reads the location of the byte to be programmed in Flash to check status. Sata bit DQ7 of this location becomes the compliment of data bit 7 of the original data byte to be programmed. The MCU continues to pull this location, comparing DQ7 and monitoring the Error bit on DQ5. When the DQ7 matches data bit 7 of the original data, and the Error bit at DQ5 remains '0', then the embedded algorithm is complete. If the Error bit at DQ5 is '1', the MCU should test DQ7 again since LQ7 may have changed simultaneously with DQ5 (see Figure 9).


The Error bit at DQ5 will be set if either an internal timeout occurred while the embedded algorithm attempted to program the byte or if the MCU attempted to program a '1' to a bit that was not erased (not erased is logic '0').

It is suggested (as with all Flash memories) to read the location again after the embedded programming algorithm has completed to compare the byte that was written to Flash with the byte that was intended to be written.

When using the Data Polling method after an erase instruction, Figure 9 still applies. However, DQ7 will be '0' until the erase operation is complete. A '1' on DQ5 will indicate a timeout failure of the erase operation, a '0' indicates no error. The MCU can read any location within the sector being erased to get DQ7 and DQ5.

PSDsoft Express will generate ANSI C code functions which implement these Data Polling algorithms.

Figure 9. Data Polling Flowchart



#### **Data Toggle**

Checking the Data Toggle bit on DQ6 is a method of determining whether a Program or Erase instruction is in progress or has completed. Figure 10 shows the Data Toggle algorithm.

When the MCU issues a programming instruction, the embedded algorithm within the PSD begins. The MCU then reads the location of the byte to be programmed in Flash to check status. Data bit DQ6 of this location will toggle each time the MCU reads this location until the embedded algorithm is complete. The MCU continues to read this location, checking DQ6 and monitoring the Error bit on DQ5. When DQ6 stops toggling (two consecutive reads yield the same value), and the Error bit on DQ5 remains '0', then the embedded algorithm is complete. If the Error bit on DQ5 is '1', the MCU should test DQ6 again, since DQ6 may have changed simultaneously with DQ5 (see Figure 10).


The Error bit at DQ5 will be set if either an internal timeout occurred while the embedded algorithm attempted to program the byte, or if the MCU attempted to program a '1' to a bit that was not erased (not erased is logic '0').

It is suggested (as with all Flash memories) to read the location again after the embedded programming algorithm has completed to compare the byte that was written to Flash with the byte that was intended to be written.

When using the Data Toggle method after an erase instruction, Figure 10 still applies. CQ6 will toggle until the erase operation is complete. A '1' on DQ5 will indicate a timeout failure of the erase operation, a '0' indicates no arror. The MCU can read any location within the sector being erased to get DQ6 and DQ5.

PSDsoft Express will generate ANSI C code functions which implement these Data Toggling algorithms.

Figure 10. Data Toggle Flowchart



#### **ERASING FLASH MEMORY**

#### Flash Bulk Erase

The Flash Bulk Erase instruction uses six write operations followed by a Read operation of the status register, as described in Table 8., page 20. If any byte of the Bulk Erase instruction is wrong, the Bulk Erase instruction aborts and the device is reset to the Read Flash memory status.

During a Bulk Erase, the memory status may be checked by reading status bits DQ5, DQ6, and DQ7, as detailed in section entitled PROGRAM-MING FLASH MEMORY, page 27. The Error bit (DQ5) returns a '1' if there has been an Erase Failure (maximum number of erase cycles have been executed).

It is not necessary to program the array with 00h because the PSD will automatically do this before erasing to 0FFh.

During execution of the Bulk Erase instruction, the Flash memory will not accept any instructions.

Flash Sector Erase. The Sector Erase instruction uses six write operations, as described in Table 8., page 20. Additional Flash Sector Erase confirm commands and Flash sector addresses can be written subsequently to erase other Flash sectors in parallel, without further coded cycles, if the additional instruction is transmitted in a shorter time than the timeout period of about 100  $\mu$ s. The input of a new Sector Erase instruction will restart the time-out period.

The status of the internal timer can be monitored through the level of DQ3 (Erase time out bit). If DQ3 is '0', the Sector Erase instruction has been received and the timeout is count not in DQ3 is '1', the timeout has expired and the PSD is busy erasing the Flash sector(s). Before and during Erase timeout, any instruction other than Erase suspend and Erase Resume will about the instruction and reset the device of READ mode. It is not necessary to program the Flash sector with 00h as the PSD will be this automatically before erasing (by e=FFii).

During a Sector Erase, the memory status may be checked by reading status bits DQ5, DQ6, and DQ7, as detailed in section entitled PROGRAM-MING FLASH MEMORY, page 27.

During execution of the erase instruction, the Flash block logic accepts only Reset and Erase

Suspend instructions. Erasure of one Flash sector may be suspended, in order to read data from another Flash sector, and then resumed.

#### Flash Erase Suspend

When a Flash Sector Erase operation is in progress, the Erase Suspend instruction will suspend the operation by writing 0B0h to any address when an appropriate Chip Select (FSi) is true. (See Table 8., page 20). This allows reading of data from another Flash sector after the Erase operation has been suspended. Erase suspend is accepted only during the Flash Sector Erase instruction execution and defaults to READ mode. An Erase Suspend instruction executed during an Erase line out will, in addition to suspending the erase terminate the time out.

The Toggle Bit DQ6 stops toggling when the PSD internal logic is suspended. The toggle Bit status must be monitored at an address within the Flash sector being erased. The Toggle Bit will stop toggling between 0.1 \text{\text{pc}} and 15 \text{\text{\text{ps}}} after the Erase Suspend instruction has been executed. The PSD will then automatically be set to Read Flash Block Memory Array mode.

If an Erase Suspend instruction was executed, the following rules apply:

- Attempting to read from a Flash sector that was being erased will output invalid data.
- Reading from a Flash sector that was not being erased is valid.
- The Flash memory cannot be programmed, and will only respond to Erase Resume and Reset instructions (READ is an operation and is OK).
- If a Reset instruction is received, data in the Flash sector that was being erased will be invalid.

#### Flash Erase Resume

If an Erase Suspend instruction was previously executed, the erase operation may be resumed by this instruction. The Erase Resume instruction consists of writing 030h to any address while an appropriate Chip Select (FSi) is true. (See Table 8., page 20.)

#### FLASH AND EEPROM MEMORY SPECIFIC FEATURES

#### Flash Memory and EEPROM Sector Protect

Each Flash and EEPROM sector can be separately protected against Program and Erase functions. Sector Protection provides additional data security because it disables all program or erase operations. This mode can be activated through the JTAG Port or a Device Programmer.

Sector protection can be selected for each sector using the PSDsoft Configuration program. This will automatically protect selected sectors when the device is programmed through the JTAG Port or a Device Programmer. Flash and EEPROM sectors can be unprotected to allow updating of their contents using the JTAG Port or a Device Programmer. The microcontroller can read (but cannot change) the sector protection bits.

Any attempt to program or erase a protected Flash or EEPROM sector will be ignored by the device. The Verify operation will result in a READ of the protected data. This allows a guarantee of the retention of the Protection status.

The sector protection status can be read by the MCU through the Flash protection and PSD/EE protection registers (CSIOP). See Table 10.

#### Reset

The Reset instruction resets the internal memory logic state machine in a few milliseconds. Reset is an instruction of either one write operation or three write operations (refer to Table 8., page 20).

Table 10. Sector Protection/Security Bit Definition - Flash Protection Register

E	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit '	Bit 0
5	Sec7_Prot	Sec6_Prot	Sec5_Prot	Sec4_Prot	Sec3_Prot	Sec2_Prot	Sec1_Prot	Sec0_Prot

Note: 1. Bit Definitions:

Sec<i>Prot 1 = Flash <i> is write protected. Sec<i>Prot 0 = Flash <i> is not write protected.

Table 11. Sector Protection/Security Bit Definition – PSD//2E Protection Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Security_Bit	not used	not used	not used	Sec3_Prot	Sec2_Prot	Sec1_Prot	Sec0_Prot

Note: 1. Bit Definitions:

Sec<i>\_Prot 1 = EEPROM Boot Sector < > 's write protected.

Sec<i>\_Prot 0 = EEPROM Boot Sector <i> is not write protected.

Security\_Bit 0 = Security Bit in device has not been set. 1 = Security Bit in device has rechised.

#### **SRAM**

The SRAM is a 16 Kbit (2K x 8) memory. The SRAM is enabled when RS0 the SRAM chip select output from the DPLD is high. RS0 can contain up

to two product terms, allowing flexible memory mapping.

#### MEMORY SELECT SIGNALS

The main Flash (FSi), EEPROM (EESi), and SRAM (RS0) memory select signals are all outputs of the DPLD. They are setup by entering equations for them in PSDsoft Express. The following rules apply to the equations for the internal chip select signals:

- Flash memory and EEPROM sector select signals must not be larger than the physical sector size.
- Any main Flash memory sector must not be mapped in the same memory space as another Flash sector.
- An EEPROM sector must not be mapped in the same memory space as another EEPROM sector.
- 4. SRAM, I/O, and Peripheral I/O spaces must not overlap.
- An EEPROM sector may overlap a main Flash memory sector. In case of overlap, priority will be given to the EEPROM.
- SRAM, I/O, and Peripheral I/O spaces may overlap any other memory sector. Priority will be given to the SRAM, I/O, or Peripheral I/O.

#### **Example**

FS0 is valid when the address is in the range of 8000h to BFFFh, EES0 is valid from 8000h to 9FFFh, and RS0 is valid from 8000h to 87FFh. Any address in the range of RS0 will always access the SRAM. Any address in the range of EEC0 greater than 87FFh (and less than 9FFFh) vill automatically address EEPROM segment 2. Any address greater than 9FFFh will access the Flash memory segment 0. You can see that half of the Flash memory segment 0 and one-fourth of EEPROM segment 0 can not be accessed in this example. Also note that ange of 8000h to BFFFh would not be valid

Figure 17 and we the priority levels for all memory components. Any component on a higher level can overlap and has priority over any component on a lower level.

Components on the same level must not overlap. Level one has the highest priority and level 3 has the lowest.

#### Memory Select Configuration for MCUs with Separate Program and Data Spaces

The 8031 and compatible family of microcontrollers, which includes the 80C51, 80C151, 80C251, 80C51XA, and the C500 family, have separate address spaces for code memory (selected using PSEN) and data memory (selected using RD). Any of the memories within the PSD can reside in either space or both spaces. This is controlled through manipulation of the VM register that resides in the PSD's CSIOP space.

The VM register is set using PSDsoft Express to have an initial value. It can subsequently be changed by the microcontroller so that memory mapping can be changed on-tho-fly. For example, I may wish to have SRAM and Flash in Data Space at boot, and EEPROM in Program Space at boot, and later swap EEPROM and Flash. This is easily done with the Jim register by using PSDsoft Express to configure it for boot up and having the microcontroller change it when desired. Table 12 describes the VM Register.

Figure 11. Priority Level of Memory and I/O Components




Table 12. VM Register

Bit 7 PIO_EN	Bit 6	Bit 5	Bit 4 FL_Data	Bit 3 EE_Data	Bit 2 FL_Code	Bit 1 EE_Code	Bit 0 SRAM_Code
0 = disable PIO mode	not used	not used	0 = RD can't access Flash memory	0 = RD can't access EEPROM	0 = PSEN can't access Flash memory	0 = PSEN can't access EEPROM	0 = PSEN can't access SRAM
1= enable PIO mode	not used	not used	1 = RD access Flash memory	1 = RD access EEPROM	1 = PSEN access Flash memory	1 = PSEN access EEPROM	1 = PSEN access SRAM

#### **Separate Space Modes**

Code memory space is separated from data memory space. For example, the PSEN signal is used to access the program code from the Flash Memory, while the RD signal is used to access data from the EEPROM, SRAM and I/O Ports. This configuration requires the VM register to be set to 0Ch. See Figure 12.

#### **Combined Space Modes**

The program and data memory spaces are combined into one space that allows the main Flash Memory, EEPROM, and SRAM to be accessed by either PSEN or RD. For example, to configure the main Flash memory in combined space mode, bits 2 and 4 of the VM register are set to "1" (see Figure 13).

Figure 12. 80C31 Memory Modes - Separate Space





Figure 13. 80C31 Memory Mode - Combined Space




#### **PAGE REGISTER**

The 8-bit Page Register increases the addressing capability of the microcontroller by a factor of up to 256. The contents of the register can also be read by the microcontroller. The outputs of the Page Register (PGR0-PGR7) are inputs to the DPLD decoder and can be included in the Flash Memory, EEPROM, and SRAM chip select equations.

If memory paging is not needed, or if not all 8 page register bits are needed for memory paging, then these bits may be used in the CPLD for general logic. Figure 14 shows the Page Register. The eight flip flops in the register are connected to the internal data bus D0-D7. The microcontroller can write to or read from the Page Register. The Page Register can be accessed at address location CSIOP + E0h.

Figure 14. Page Register





#### PLD'S

The PLDs bring programmable logic functionality to the PSD. After specifying the logic for the PLDs using the PSDabel tool in PSDsoft Express, the logic is programmed into the device and available upon power-up.

The PSD contains two PLDs: the Decode PLD (DPLD), and the Complex PLD (CPLD). The PLDs are briefly discussed in the next few paragraphs, and in more detail in the sections entitled DECODE PLD (DPLD) and COMPLEX PLD (CPLD). Figure 15., page 35 shows the configuration of the PLDs.

The DPLD performs address decoding for internal and external components, such as memory, registers, and I/O port selects.

The CPLD can be used for logic functions, such as loadable counters and shift registers, state machines, and encoding and decoding logic. These logic functions can be constructed using the 16 Output macrocells (OMCs), 24 Input macrocells (IMCs), and the AND array. The CPLD can also be used to generate external chip selects.

The AND array is used to form product terms. These product terms are specified using PSDabel. An Input Bus consisting of 73 signals is connected to the PLDs. The signals are shown in Table 13.

#### The Turbo Bit in PSD

The PLDs in the PSD can minimize power consumption by switching off when inputs remain unchanged for an extended time of about 70ns. Setting the Turbo mode bit to off (Sit 2 or the PMMRO register) automatically places the PLDs into standby if no inputs are changing. Turbo-off mode increases propagation delays while reducing power consumption. See the section entitled POWER MANAGEMETT page 64, on how to set the Turbo Bit.

Additionally, five Lits are available in the PMMR2 register to โปอดิน MCU control signals from entering

the PLDs. This reduces power consumption and can be used only when these MCU control signals are not used in PLD logic equations.


The PLDs in the PSD can minimize power consumption by switching off when inputs remain unchanged for an extended time of about 70ns. Each of the two PLDs has unique characteristics suited for its applications. They are described in the following sections.

Table 13. DPLD and CPLD Inputs

Input Source	Input Name	Number of Sig. a.s
MCU Address Bus <sup>1</sup>	A15-A0	16
MCU Control Signals	CNTL2-CNTLC	3
Reset	RST	<b>9</b> 1
Power-down	ISDM	1
Port A Input Macrocells	PA7-PA0	8
Port Ringput Macrocalia	PB7-PB0	8
Port C Input Macrocells	PC7-PC0	8
Port D Inputs	PD2-PD0	3
Page Register	PGR7-PGR0	8
Macrocell AB Feedback	MCELLAB.FB7- FB0	8
Macrocell BC Feedback	MCELLBC.FB7- FB0	8
EEPROM Program Status Bit	Ready/Busy	1

Note: 1. The address inputs are A19-A4 in 80C51XA mode.

Figure 15. PLD Diagram




### **DECODE PLD (DPLD)**

The DPLD, shown in Figure 16, is used for decoding the address for internal and external components. The DPLD can be used to generate the following decode signals:

- 8 sector selects for the main Flash memory (three product terms each)
- 4 sector selects for the EEPROM (three product terms each)
- 1 internal SRAM select signal (two product terms)
- 1 internal CSIOP (PSD configuration register) select signal
- 1 JTAG select signal (enables JTAG on Port C)
- 2 internal peripheral select signals (peripheral I/O mode).

Figure 16. DPLD Logic Array



Note: 1. The address inputs are A19-A4 in 80C51XA mode.

## **COMPLEX PLD (CPLD)**

The CPLD can be used to implement system logic functions, such as loadable counters and shift registers, system mailboxes, handshaking protocols, state machines, and random logic. The CPLD can also be used to generate 3 external chip selects, routed to Port D.

Although external chip selects can be produced by any Output Macrocell, these three external chip selects on Port D do not consume any Output macrocells.

As shown in Figure 15., page 35, the CPLD has the following blocks:

- 24 Input macrocells (IMCs)
- 16 Output macrocells (OMCs)
- Macrocell Allocator
- Product Term Allocator


- AND array capable of generating up to 137 product terms
- Four I/O ports.

Each of the blocks are described in the subsections that follow.

The Input Macrocells (IMC) and Output Macrocells (OMC) are connected to the PSD internal data bus and can be directly accessed by the microcontroller. This enables the MCU software to load data into the Output Macrocells (OMC) or read data from both the Input and Output Macrocells (IMC and OMC).

This feature allows efficient implementation of system logic and eliminates the need to connect the data bus to the AND logic array as required in most standard PLD macrocell architectures.

Figure 17. Macrocell and I/O Port



## **Output Macrocell (OMC)**

Eight of the Output Macrocells (OMC) are connected to Ports A and B pins and are named as McellAB0-McellAB7. The other eight macrocells are connected to Ports B and C pins and are named as McellBC0-McellBC7. If an McellAB output is not assigned to a specific pin in PSDabel, the Macrocell Allocator will assign it to either Port A or B. The same is true for a McellBC output on Port B or C. Table 14 shows the macrocells and Port assignment.

The Output Macrocell (OMC) architecture is shown in Figure 18., page 40. As shown in the figure, there are native product terms available from the AND array, and borrowed product terms available (if unused) from other OMCs. The polarity of the product term is controlled by the XOR gate.

The OMC can implement either sequential logic, using the flip-flop element, or combinatorial logic. The multiplexer selects between the sequential or combinatorial logic outputs. The multiplexer output can drive a Port pin and has a feedback path to the AND array inputs.

The flip-flop in the OMC can be configured as a D, T, JK, or SR type in the PSDabel program. The flip-flop's clock, preset, and clear inputs may be driven from a product term of the AND array. Alternatively, the external CLKIN signal can be used for the clock input to the flip-flop. The flip-flop is clocked on the rising edge of the clock input. The preset and clear are active-high inputs. Each clear input can use up to two product terms.

**Table 14. Output Macrocell Port and Data Bit Assignments** 

Output Macrocell	Port Assignment	Native Product Terms	Maximum Borrowed Product Terms	ರಿಭa 3it for Loading or Reading
McellAB0	Port A0, B0	3	6	D0
McellAB1	Port A1, B1	3	6	D1
McellAB2	Port A2, B2	3	0036 P	D2
McellAB3	Port A3, B3	3	16	D3
McellAB4	Port A4, B4	3	6	D4
McellAB5	Port A5, B5	3 5	6	D5
McellAB6	Port A6, B6	3	6	D6
McellAB7	Port A7, B7	3	6	D7
McellBC0	Port B0, ∪1	4	5	D0
McellBC1	Port B1, €1	4	5	D1
McellBC2	Pert 52, C2	4	5	D2
McellBC3	Port B3, C3	4	5	D3
WUE, RCV	Port B4, C4	4	6	D4
McF IIBC5	Port B5, C5	4	6	D5
McellBC6	Port B6, C6	4	6	D6
McellBC7	Port B7, C7	4	6	D7

#### **Product Term Allocator**

The CPLD has a Product Term Allocator. The PS-Dabel compiler uses the Product Term Allocator to borrow and place product terms from one macrocell to another. The following list summarizes how product terms are allocated:

- McellAB0-McellAB7 all have three native product terms and may borrow up to six more
- McellBC0-McellBC3 all have four native product terms and may borrow up to five more
- McellBC4-McellBC7 all have four native product terms and may borrow up to six more.

Each macrocell may only borrow product terms from certain other macrocells. Product terms already in use by one macrocell are not available for another macrocell.

If an equation requires more product terms than are available to it, then "external" product terms are required, which will consume other Output Macrocells (OMC). If external product terms are used, extra delay will be added for the equation that required the extra product terms.

This is called product term expansion. PSDsoft Express will perform this expansion as needed.

Loading and Reading the Output Macrocells (OMC). The OMCs occupy a memory location in the MCU address space, as defined by the CSIOP (refer to the I/O section). The flip-flops in each of the 16 OMCs can be loaded from the data bus by a microcontroller. Loading the OMCs with data from the MCU takes priority over internal functions. As such, the preset, clear, and sinch inputs to the flip-flop can be overridden by the McU. The ability to load the flip-flops and read them back is useful in such applications as wadable counters

and shift registers, mailboxes, and handshaking protocols.

Data can be loaded to the OMCs on the trailing edge of the  $\overline{WR}$  signal (edge loading) or during the time that the  $\overline{WR}$  signal is active (level loading). The method of loading is specified in PSDsoft Express Configuration.

#### The OMC Mask Register


There is one Mask Register for each of the two groups of eight OMCs. The Mask Registers can be used to block the loading of data to individual OMCs. The default value for the Mask Registers is 00h, which allows loading of the OMCs. When a given bit in a Mask Register is set to a '1', the MCU will be blocked from writing to the associated OMC. For example, suppose McellA30-3 are being used for a state machine. You would not want a MCU write to McellAB to overwrite the state machine registers. Therefore, you would want to load the Mask Register for McellAB (Mask Macrocell AB) with the value 0Fh

## The Output Enable of the OMC

The OMC car be connected to an I/O port pin as a PLD outcut. The output enable of each Port pin driver is controlled by a single product term from the AND array, ORed with the Direction Register output. The pin is enabled upon power up if no output enable equation is defined and if the pin is declared as a PLD output in PSDsoft Express.

If the OMC output is declared as an internal node and not as a Port pin output in the PSDabel file, then the Port pin can be used for other I/O functions. The internal node feedback can be routed as an input to the AND array.

Figure 18. CPLD Output Macrocell



#### Input Macrocells (IMC)

The CPLD has 24 IMCs, one for each pin on Ports A, B, and C. The architecture of the IMC is shown in Figure 19., page 42. The IMCs are individually configurable, and can be used as a latch, register, or to pass incoming Port signals prior to driving them onto the PLD input bus. The outputs of the IMCs can be read by the microcontroller through the internal data bus.

The enable for the latch and clock for the register are driven by a multiplexer whose inputs are a product term from the CPLD AND array or the MCU address strobe (ALE/AS). Each product term output is used to latch or clock four IMCs. Port inputs 3-0 can be controlled by one product term and 7-4 by another.

Configurations for the IMCs are specified by equations written in PSDabel (see Application Note 55). Outputs of the IMCs can be read by the MCU via

obsolete Product(s).

the IMC buffer. See the I/O Port section on how to read the IMCs.

IMCs can use the address strobe to latch address bits higher than A15. Any latched addresses are routed to the PLDs as inputs.


IMCs are particularly useful with handshaking communication applications where two processors pass data back and forth through a common mailbox. Figure 20., page 43 shows a typical configuration where the Master MCU writes to the Port A Data Out Register. This, in turn, can be read by the Slave MCU via the activation of the "Slave-Read" output enable product term.

The Slave can also write to the Port A IMCs and the Master can then read the IMCs directly.

Note that the "Slave-Read" and "Slave- vr' signals are product terms that are derived from the Slave MCU inputs RD, WR, and Slave\_C\$.



Figure 19. Input Macrocell






Figure 20. Handshaking Communication Using Input Macrocells

## **MCU BUS INTERFACE**

The "no-glue logic" PSD MCU Bus Interface block can be directly connected to most popular MCUs and their control signals.

Key 8-bit MCUs, with their bus types and control signals, are shown in Table 15. The interface type is specified using the PSDsoft Express Configuration.

Table 15. MCUs and their Control Signals

MCU	Data Bus Width	CNTL0	CNTL1	CNTL2	PC7	PD0 <sup>2</sup>	ADIO0	PA3-PA0	PA7-PA3
8031	8	WR	RD	PSEN	(Note 1)	ALE	A0	(Note <sup>1</sup> )	(Note 1)
80C51XA	8	WR	RD	PSEN	(Note 1)	ALE	A4	A3-A0	(Note 1)
80C251	8	WR	PSEN	(Note 1)	(Note 1)	ALE	A0	(Note <sup>1</sup> )	(Note 1)
80C251	8	WR	RD	PSEN	(Note 1)	ALE	A0	(Note <sup>1</sup> )	(N )te ')
80198	8	WR	RD	(Note 1)	(Note 1)	ALE	A0	(Note 1,	(Note 1)
68HC11	8	R/W	Е	(Note 1)	(Note 1)	AS	A0	(Note 1)	(Note <sup>1</sup> )
68HC912	8	R/W	E	(Note 1)	DBE	AS	Αſ	(Note <sup>1</sup> )	(Note 1)
Z80	8	WR	RD	(Note 1)	(Note 1)	(Note	AU	D3-D0	D7-D4
Z8	8	R/W	DS	(Note 1)	(Note 1)	1.5	A0	(Note <sup>1</sup> )	(Note <sup>1</sup> )
68330	8	R/W	DS	(Note 1)	(Not > 1)	AS	A0	(Note <sup>1</sup> )	(Note <sup>1</sup> )
M37702M2	8	R/W	Ē	(Note 1)	(Note 1)	ALE	A0	D3-D0	D7-D4

Note: 1. Unused CNTL2 pin can be configured as CPLD inou . Cline runused pins (PC7, PD0, PA3-0) can be configured for other I/O functions


<sup>2.</sup> ALE/AS input is optional for MCUs with a non-r nultiplexed bus

## PSD Interface to a Multiplexed 8-Bit Bus

Figure 21 shows an example of a system using a MCU with an 8-bit multiplexed bus and a PSD. The ADIO port on the PSD is connected directly to the MCU address/data bus. Address Strobe (ALE/AS, PD0) latches the address signals internally. Latched addresses can be brought out to Port A or

B. The PSD drives the ADIO data bus only when one of its internal resources is accessed and Read Strobe (RD, CNTL1) is active. Should the system address bus exceed sixteen bits, Ports A, B, C, or D may be used as additional address inputs.

Figure 21. An Example of a Typical 8-bit Multiplexed Bus Interface




## PSD Interface to a Non-Multiplexed 8-Bit Bus

Figure 22 shows an example of a system using a microcontroller with an 8-bit non-multiplexed bus and a PSD. The address bus is connected to the ADIO Port, and the data bus is connected to Port

A. Port A is in tri-state mode when the PSD is not accessed by the microcontroller. Should the system address bus exceed sixteen bits, Ports B, C, or D may be used for additional address inputs.

Figure 22. An Example of a Typical 8-bit Non-Multiplexed Bus Interface



### **Data Byte Enable Reference**

Microcontrollers have different data byte orientations. The following table shows how the PSD interprets byte/word operations in different bus WRITE configurations. Even-byte refers to locations with address A0 equal to zero and odd byte as locations with A0 equal to one.

Table 16. Eight-Bit Data Bus

ВНЕ	Α0	D7-D0
Х	0	Even Byte
Х	1	Odd Byte

#### **MCU Bus Interface Examples**


Figure 23 to 26 show examples of the basic connections between the PSD and some popular MCUs. The PSD Control input pins are labeled as to the MCU function for which they are configured. The MCU bus interface is specified using the PSD-soft Express Configuration.

The first configuration is 80C31-compatible, and the bus interface to the PSD is identical to that shown in Figure 23. The second and third configurations have the same bus connection as shown in Table 17., page 48. There is only one READ input (PSEN) connected to the CNTL1 pin on the PSD. The A16 connection to the PA0 pin allows for a larger address input to the PSD. Configuration 4 is shown in Figure 24., page 49. The RD signal is connected to Cntl1 and the PSEN signal is connected to the CNTL2.

#### 80C31

Figure 23 shows the bus interface for the 80C31, which has an 8-bit multiplexed address/data bus. The lower address byte is multiplexed with the data bus. The MCD control signals Program Select Enable (PSEN, CNTL2), Read Strobe (RD, CNTL1), and Mr.te Strobe (WR, CNTL0) may be used for accessing the internal memory and I/O Ports. The ALE input (pin PD0) latches the address

Figure 23. Interfacing the PSD with an 80C31




#### 80C251

The Intel 80C251 MCU features a user-configurable bus interface with four possible bus configurations, as shown in Table 18., page 49.

The 80C251 has two major operating modes: Page Mode and Non-Page Mode. In Non-Page Mode, the data is multiplexed with the lower address byte, and ALE is active in every bus cycle.

In Page Mode, data D[7:0] is multiplexed with address A[15:8]. In a bus cycle where there is a Page hit, the ALE signal is not active and only addresses A[7:0] are changing. The PSD supports both modes. In Page Mode, the PSD bus timing is identical to Non-Page Mode except the address hold time and setup time with respect to ALE is not required. The PSD access time is measured from address A[7:0] valid to data in valid.

Table 17. Interfacing the PSD with the 80C251, with One READ Input



Note: 1. The A16 and 11 connections are optional.

Josoleite Josoleite 2. In no เ-Page Mode, AD7-AD0 connects to ADIO7-ADIO0.




Figure 24. Interfacing the PSD with the 80C251, with  $\overline{\text{RD}}$  and  $\overline{\text{PSEN}}$  Inputs

Table 18. 80C251 Configurations

Configuration	80C251 READ/WRITE Pins	Connecting to PSD Pins	Page Mode
1	WR	CNTL0	Non-Page Mode, 80C31
	RD	CNTL1	compatible A7-A0 multiplex with
	FSEI	CNTL2	D7-D0
2	₩K	CNTL0	Non-Page Mode
	NSEN only	CNTL1	A7-A0 multiplex with D7-D0
3	WR	CNTL0	Page Mode
	PSEN only	CNTL1	A15-A8 multiplex with D7-D0
Obsi	WR RD PSEN	CNTL0 CNTL1 CNTL2	Page Mode A15-A8 multiplex with D7-D0


#### 80C51XA

The Philips 80C51XA microcontroller family supports an 8- or 16-bit multiplexed bus that can have burst cycles. Address bits (A3-A0) are not multiplexed, while (A19-A4) are multiplexed with data bits (D15-D0) in 16-bit mode. In 8-bit mode, (A11-A4) are multiplexed with data bits (D7-D0).

The 80C51XA can be configured to operate in eight-bit data mode. (shown in Figure 25).

The 80C51XA improves bus throughput and performance by executing Burst cycles for code fetches. In Burst Mode, address A19-A4 are latched internally by the PSD, while the 80C51XA changes the A3-A0 lines to fetch up to 16 bytes of code. The PSD access time is then measured from address A3-A0 valid to data in valid. The PSD bus timing requirement in Burst Mode is identical to the normal bus cycle, except the address setup and hold time with respect to ALE does not apply.

Figure 25. Interfacing the PSD with the 80C51X, 8-bit Data Bus




#### 68HC11

Figure 26 shows an interface to a 68HC11 where the PSD is configured in 8-bit multiplexed mode

with E and  $R/\overline{W}$  settings. The DPLD can generate the READ and  $\overline{WR}$  signals for external devices.

Figure 26. Interfacing the PSD with a 68HC11



#### I/O PORTS

There are four programmable I/O ports: Ports A, B, C, and D. Each of the ports is eight bits except Port D, which is 3 bits. Each port pin is individually user configurable, thus allowing multiple functions per port. The ports are configured using PSDsoft Express Configuration or by the MCU writing to on-chip registers in the CSIOP address space.

The topics discussed in this section are:

- General Port architecture
- Port Operating Modes
- Port Configuration Registers (PCR)
- Port Data Registers
- Individual Port Functionality.

#### **General Port Architecture**

The general architecture of the I/O Port is shown in Figure 27., page 53. Individual Port architectures are shown in Figure 29., page 60 to Figure 32., page 63. In general, once the purpose for a port pin has been defined, that pin will no longer be available for other purposes. Exceptions will be noted.

As shown in Figure 27., page 53, the ports contain an output multiplexer whose selects are driven by the configuration bits in the Control Registers (Ports A and B only) and PSDsoft Express Configuration. Inputs to the multiplexer include the following:

- Output data from the Data Out Register
- Latched address outputs
- CPLD Macrocell output
- External Chip Select from CFLD

The Port Data Buffer (PDB) is a tri-state buffer that allows only one source at a time to be read. The PDB is connected to the Internal Data Bus for feedback and can be read by the microcontroller. The Data Out and Macrocell outputs, Direction and Control Registers, and port pin input are all connected to the PDB.

The Port pin's tri-state output driver enable is controlled by a two input OR gate whose inputs come from the CPLD AND array enable product term and the Direction Register. If the enable product term of any of the array outputs are not defined and that port pin is not defined as a CPLD output in the PSDabel file, then the Direction Register has sole control of the buffer that drives the port pin.

The contents of these registers can be altered by the microcontroller. The PDB feedback path allows the microcontroller to check the contents of the registers.

Ports A, B, and C have embedded Input Macrocells (IMCs). The IMCs can be configured as latches, registers, or direct inputs to the PLDs. The latches and registers are clocked by the address strobe (AS/ALE) or a product term from the PLD AND array. The outputs from the lines drive the PLD input bus and can be read by the microcontroller. See the section entitled Input Macrocell, page 42.


#### Port Operating Modes

The I/O Ports have several modes of operation. Some modes can be defined using PSDabel, some by the microcontroller writing to the Control Revisters in CSIOP space, and some by both. The modes that can only be defined using PSDsoft Express must be programmed into the device and cannot be changed unless the device is reprogrammed. The modes that can be changed by the microcontroller can be done so dynamically at runtime. The PLD I/O, Data Port, Address Input, and Peripheral I/O modes are the only modes that must be defined before programming the device. All other modes can be changed by the microcontroller at run-time.

Table 19., page 54 summarizes which modes are available on each port. Table 22., page 57 shows how and where the different modes are configured. Each of the port operating modes are described in the following subsections.

**A**7/

Figure 27. General I/O Port Architecture



#### MCU I/O Mode

In the MCU I/O Mode, the microcontroller uses the PSD ports to expand its own I/O ports. By setting up the CSIOP space, the ports on the PSD are mapped into the microcontroller address space. The addresses of the ports are listed in Table 6., page 17.

A port pin can be put into MCU I/O mode by writing a '0' to the corresponding bit in the Control Register. The MCU I/O direction may be changed by writing to the corresponding bit in the Direction Register, or by the output enable product term. See the section entitled Peripheral I/O Mode, page 56. When the pin is configured as an output, the content of the Data Out Register drives the pin. When configured as an input, the microcontroller can read the port input through the Data In buffer. See Figure 27., page 53.

Ports C and D do not have Control Registers, and are in MCU I/O mode by default. They can be used for PLD I/O if equation are written for them in PSDabel.

#### PLD I/O Mode

The PLD I/O Mode uses a port as an input to the CPLD's Input Macrocells, and/or as an output from the CPLD's Output Macrocells. The output can be tri-stated with a control signal. This output enable control signal can be defined by a product term

from the PLD, or by setting the corresponding bit in the Direction Register to '0.' The corresponding bit in the Direction Register must not be set to '1' if the pin is defined as a PLD input pin in PSDabel. The PLD I/O Mode is specified in PSDabel by declaring the port pins, and then writing an equation assigning the PLD I/O to a port.

#### **Address Out Mode**

For microcontrollers with a multiplexed address/data bus, Address Out Mode can be used to drive latched addresses onto the port pins. These port pins can, in turn, drive external devices. Either the output enable or the corresponding bits of both the Direction Register and Control Register must be set to a '1' for pins to use Address Out Mode. This must be done by the MCU at run-time. Sat Table 21., page 55 for the address output pin assignments on Ports A and B for various MCUs.

For non-multiplexed 8-bit bus node, address lines A7-A0 are available to Port B in Address Out Mode.

Note: do not drive address lines with Address Out Mode to an external memory device if it is intended for the MC' 1 to boot from the external device. The MC! miss first boot from PSD memory so the Direction and Control register bits can be set.

**Table 19. Port Operating Modes** 

Port Mode	Port A	Port B	Port C	Port D
MCU I/O	Yes	Yes	Yes	Yes
PLD I/O McellAB Outputs McellBC Outputs Additional Ext. CS Outputs PLD Inputs	Yes	Yes Yes No Yes	No Yes No Yes	No No Yes Yes
Address Our	Yes (A7-A0	Yes (A7-A0) or (A15-A8)	No	No
Ad tres: In	Yes	Yes	Yes	Yes
Data Port	Yes (D7-D0)	No	No	No
Peripheral I/O	Yes	No	No	No
JTAG ISP	No	No	Yes <sup>1</sup>	No

Note: 1. Can be multiplexed with other I/O functions.

**Table 20. Port Operating Mode Settings** 

Mode	Defined in PSDabel	Defined in PSD Configuration	Control Register Setting	Direction Register Setting	VM Register Setting	JTAG Enable
MCU I/O	Declare pins only	N/A <sup>1</sup>	0	1 = output, 0 = input (Note <sup>2</sup> )	N/A	N/A
PLD I/O	Logic equations	N/A	N/A	(Note <sup>2</sup> )	N/A	N/A
Data Port (Port A)	N/A	Specify bus type	N/A	N/A	N/A	N/A
Address Out (Port A,B)	Declare pins only	N/A	1	1 (Note <sup>2</sup> )	N/A	N/A
Address In (Port A,B,C,D)	Logic equation for Input Macrocells	N/A	N/A	N/A	N/A	N/A
Peripheral I/O (Port A)	Logic equations (PSEL0 & 1)	N/A	N/A	N/A	PIO bit = 1	N/A
JTAG ISP (Note <sup>3</sup> )	JTAGSEL	JTAG Configuration	N/A	N/A	N/A	JTAG_Enable

Note: 1. N/A = Not Applicable

Table 21. I/O Port Latched Address Output Assignments

MCU	Port A (PA3-PA0)	Port A (PA7-P#4)	Port B (PB3-PB0)	Port B (PB7-PB4)
8051XA (8-Bit)	N/A <sup>1</sup>	Address a7-a4	Address A11-A8	N/A
80C251 (Page Mode)	N/A	N/A S	Address A11-A8	Address A15-A12
All Other 8-Bit Multiplexed	Address A3-A0	Address A7-A4	Address A3-A0	Address A7-A4
8-Bit Non-Multiplexed Bus	N/A	N/A	Address A3-A0	Address A7-A4
Obsole	Skoor			



<sup>2.</sup> The direction of the Port A,B,C, and D pins are controlled by the Direction Register ORed with the induitoual output enable product term (.oe) from the CPLD AND Array.

<sup>3.</sup> Any of these three methods enables the JTAG pins on Port C.

#### Address In Mode

For microcontrollers that have more than 16 address lines, the higher addresses can be connected to Port A, B, C, and D. The address input can be latched in the Input Macrocell by the address strobe (ALE/AS). Any input that is included in the DPLD equations for the PLD's Flash, EEPROM, or SRAM is considered to be an address input.


#### **Data Port Mode**

Port A can be used as a data bus port for a microcontroller with a non-multiplexed address/data bus. The Data Port is connected to the data bus of the microcontroller. The general I/O functions are disabled in Port A if the port is configured as a Data Port.

#### Peripheral I/O Mode

Peripheral I/O Mode can be used to interface with external peripherals. In this mode, all of Port A serves as a tri-stateable, bi-directional data buffer for the microcontroller. Peripheral I/O Mode is enabled by setting Bit 7 of the VM Register to a '1.' Figure 28 shows how Port A acts as a bi-directional buffer for the microcontroller data bus if Peripheral I/O Mode is enabled. An equation for PSEL0 and/or PSEL1 must be written in PSDabel. The buffer is tri-stated when PSEL 0 or PSEL1 is not active.

Figure 28. Peripheral I/O Mode



## JTAG In-System Programming (ISP)

Port C is JTAG compliant, and can be used for In-System Programming (ISP). You can multiplex JTAG operations with other functions on Port C because ISP is not performed during normal system operation. For more information on the JTAG Port, see the section entitled PROGRAMMING INCIRCUIT USING THE JTAG SERIAL INTERFACE, page 71.

#### Port Configuration Registers (PCR)

Each Port has a set of Port Configuration Registers (PCR) used for configuration. The contents of the registers can be accessed by the MCU through normal READ/WRITE bus cycles at the addresses given in Table 6., page 17. The addresses in Table 6., page 17 are the offsets in hexadecimal from the base of the CSIOP register.

Obsolete Product(s)

The pins of a port are individually configurable and each bit in the register controls its respective pin. For example, Bit 0 in a register refers to Bit 0 of its port. The three Port Configuration Registers (PCR), shown in Table 22, are used for setting the Port configurations. The default Power-up state for each register in Table 22 is 00h.

#### **Control Register**

Any bit reset to '0' in the Control Register sets the corresponding port pin to MCU I/O Mode, and a '1' sets it to Address Out Mode. The default mode is MCU I/O. Only Ports A and B have an associated Control Register.

Table 22. Port Configuration Registers (PCR)

Register Name	Port	MCU Access
Control	А,В	WRITE/READ
Direction	A,B,C,D	WRITE/READ
Drive Select <sup>1</sup>	A.B, C, 1	WRITE/READ

Note: 1. See Table 26. page 58 for Drive Register bit definition.

#### **Direction Register**

The Direction Register, in conjunction with the output enable (except for Port D), controls the direction of data flow in the I/O Ports. Any bit set to '1' in the Direction Register will cause the corresponding pin to be an output, and any bit set to '0' will cause it to be an input. The default mode for all port pins is input.

Figure 29., page 60 and Figure 30., page 61 show the Port Architecture diagrams for Ports A/B and C, respectively. The direction of data flow for Ports A, B, and C are controlled not only by the direction register, but also by the output enable product term from the PLD AND array. If the output enable product term is not active, the Direction Register has sole control of a given pin's direction.

An example of a configuration for a port with the three least significant bits set to output and the remainder set to input is shown in Table 25. Since Port D only contains three pins (shown in Figure 32., page 63), the Direction Register for Port D has only the three least significant bits active.

#### **Drive Select Register**

The Drive Select Register configures the pin driver as Open Drain or CMOS for some port pins, and controls the slew rate for the other port pins. An external pull-up resistor should be used for pins configured as Open Drain.

A pin can be configured as Open Drain if its corresponding bit in the Drive Select Register is set to a '1.' The default pin drive is CMOS.

Aside: the slew rate is a measurement of the rise and fall times of an output. A higher slew rate means a faster output response and may create

more electrical noise. A pin operates in a high slew rate when the corresponding bit in the Drive Register is set to '1.' The default rate is slow slew.

Table 26 shows the Drive Register for Ports A, B, C, and D. It summarizes which pins can be configured as Open Drain outputs and which pins the slew rate can be set for.

Table 23. Port Pin Direction Control, Output Enable P.T. Not Defined

Direction Register Bit	Port Pin Mode
0	Input
1	Output

Table 24. Port Pin Direction Control, Output Enable P.T. Defined

Direction Register Bit	Output Encole	Port Pin Mode	
0		Input	
0	100	Output	
1 0	0	Output	
1	1	Output	

Table 25. Port Direction Assignment Example

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	0	1	1	1

Table 26. Drive Register Pin Assignment

Drive Register	Eit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Port A	Drain	Open Drain	Open Drain	Open Drain	Slew Rate	Slew Rate	Slew Rate	Slew Rate
Port D	Open Drain	Open Drain	Open Drain	Open Drain	Slew Rate	Slew Rate	Slew Rate	Slew Rate
Port C	Open Drain	Open Drain	Open Drain	Open Drain	Open Drain	Open Drain	Open Drain	Open Drain
Port D	NA <sup>1</sup>	Slew Rate	Slew Rate	Slew Rate				

Note: 1. NA = Not Applicable.

## **Port Data Registers**

The Port Data Registers, shown in Table 27, are used by the MCU to write data to or read data from the ports. Table 27 shows the register name, the ports having each register type, and MCU access for each register type. The registers are described below.

#### Data In

Port pins are connected directly to the Data In buffer. In MCU I/O input mode, the pin input is read through the Data In buffer.

#### **Data Out Register**

Stores output data written by the MCU in the MCU I/O output mode. The contents of the Register are driven out to the pins if the Direction Register or the output enable product term is set to '1.' The contents of the register can also be read back by the MCU.

### Output Macrocells (OMC)

The CPLD Output Macrocells (OMC) occupy a location in the microcontroller's address space. The microcontroller can read the output of the OMCs. If the Mask Macrocell Register bits are not set, writing to the Macrocell loads data to the Macrocell flip flops. See the section entitled PLD'S, page 34.

## Mask Macrocell Register

Each Mask Register bit corresponds to an OMC flip flop. When the Mask Register bit is set to a "1", loading data into the OMC flip flop is blocked. The default value is "0" or unblocked.

## Input Macrocells (IMC)

The IMCs can be used to latch or store external inputs. The outputs of the IMCs are routed to the PLD input bus, and can be read by the microcontroller. Refer to the section entitled PLD'S, page 34 for a detailed description.

**Table 27. Port Data Registers** 

Port	MC() Access
A,B,C,D	READ – input on pin
A,B,C,D	WRITE/REAU
A,B,C	READ – outputs of macrocells WRITE – loading macrocell flip-flop
A,B,C	Writ TE/READ – prevents loading into a given neacrocell
A.B,C	READ – outputs of the Input Macrocells
4,B,C	READ – the output enable control of the port driver
Morr	
	A,B,C,D A,B,C A,B,C A,B,C



#### **Enable Out**

The Enable Out register can be read by the microcontroller. It contains the output enable values for a given port. A '1' indicates the driver is in output mode. A '0' indicates the driver is in tri-state and the pin is in input mode.


### Ports A and B - Functionality and Structure

Ports A and B have similar functionality and structure, as shown in Figure 29. The two ports can be configured to perform one or more of the following functions:

- MCU I/O Mode
- CPLD Output Macrocells McellAB7-McellAB0 can be connected to Port A or Port B. McellBC7-McellBC0 can be connected to Port B or Port C.

- CPLD Input Via the Input Macrocells (IMC).
- Latched Address output Provide latched address output as per Table 21., page 55.
- Address In Additional high address inputs using the Input Macrocells (IMC).
- Open Drain/Slew Rate pins PA3-PA0 and PB3-PB0 can be configured to fast slew rate, pins PA7-PA4 and PB7-PB4 can be configured to Open Drain Mode.
- Data Port Port A to D7-D0 for 8 bit nonmultiplexed bus
- Multiplexed Address/Data port for certain types of MCU bus interfaces.
- Peripheral Mode Port A only

Figure 29. Port A and Port B Structure



### Port C - Functionality and Structure


Port C can be configured to perform one or more of the following functions (see Figure 30):

- MCU I/O Mode
- CPLD Output McellBC7-McellBC0 outputs can be connected to Port B or Port C.
- CPLD Input via the Input Macrocells (IMC)
- Address In Additional high address inputs using the Input Macrocells (IMC).
- In-System Programming (ISP) JTAG port can be enabled for programming/erase of the
- PSD device. (See the section entitled PROGRAMMING IN-CIRCUIT USING THE JTAG SERIAL INTERFACE, page 71, for more information on JTAG programming.)
- Open Drain Port C pins can be configured in Open Drain Mode

Port C does not support Address Out mode, and therefore no Control Register is required.

Pin PC7 may be configured as the DBE input in certain MCU interfaces.

Figure 30. Port C Structure



Note: 1. ISP.

### Port D - Functionality and Structure


Port D has three I/O pins. See Figure 31 and Figure 32., page 63. This port does not support Address Out mode, and therefore no Control Register is required. Port D can be configured to perform one or more of the following functions:

- MCU I/O Mode
- CPLD Output External Chip Select (ECS0-ECS2)
- CPLD Input direct input to the CPLD, no Input Macrocells (IMC)
- Slew rate pins can be set up for fast slew rate

Port D pins can be configured in PSDsoft Express as input pins for other dedicated functions:

- PD0 ALE, as address strobe input
- PD1 CLKIN, as clock input to the macrocells flip-flops and APD counter
- PD2 CSI, as active Low chip select input. A High input will disable the Flash memory, EEPROM, SRAM and CSIOP.

Figure 31. Port D Structure




### **External Chip Select**

The CPLD also provides three External Chip Select (ECS0-ECS2) outputs on Port D pins that can be used to select external devices. Each External Chip Select (ECS0-ECS2) consists of one product

term that can be configured active High or Low. The output enable of the pin is controlled by either the output enable product term or the Direction Register. (See Figure 32.)

Figure 32. Port D External Chip Select Signals



#### POWER MANAGEMENT

The PSD offers configurable power saving options. These options may be used individually or in combinations, as follows:

- All memory types in a PSD (Flash, EEPROM, and SRAM) are built with Zero-Power technology. In addition to using special silicon design methodology, Zero-Power technology puts the memories into standby mode when address/data inputs are not changing (zero DC current). As soon as a transition occurs on an input, the affected memory "wakes up", changes and latches its outputs, then goes back to standby. The designer does *not* have to do anything special to achieve memory standby mode when no inputs are changing—it happens automatically.
  - The PLD sections can also achieve standby mode when its inputs are not changing, as described in the section entitled PLD Power Management, page 66.

Like the Zero-Power feature, the Automatic

Power Down (APD) logic allows the PSD to

reduce to standby current automatically. The APD will block MCU address/data signals from reaching the memories and PLDs. This feature is available on all PSD devices. The APD Unit is described in more detail in the sections entitled Automatic Power-down (APD) Unit and Power-down Mode, page 65 Built in logic will monitor the address strobe of the MCU for activity. If there is no activity for a certain time period (MCU is aslees), the APD logic initiates Power Down Mode (if enabled). Once in Power Down Mode all address/data signals are blocked from reaching PSD memories and PLDs, and the memories are deselected internally. This allows the memories and 71.Ds to remain in standby mode even in the address/data lines are

- changing state externally (noise, other devices on the MCU bus, etc.). Keep in mind that any unblocked PLD input signals that are changing states keeps the PLD out of standby mode, but not the memories.
- The PSD Chip Select Input (\overline{CSI}) on all families can be used to disable the internal memories, placing them in standby mode even if inputs are changing. This feature does not block any internal signals or disable the PLDs. This is a good alternative to using the APD logic, especially if your MCU has a chip select output. There is a slight penalty in memory access time when the \overline{CSI} signal makes its initial transition from deselected to selected.
- The PMMR registers can be written by the MCU at run-time to manage power. PSD supports "blocking bits" in these registers that are set to block designaled signals from reaching both PLDs. Current consumption of the PLDs is directly related to the composite frequency of the changes on their inputs (see Figure 33, page 73 and Figure 37., page 73). Significant power savings can be achieved by blooking signals that are not used in DPLD or CPLD logic equations.
  - The PSD has a Turbo Bit in the PMMR0 register. This bit can be set to disable the Turbo Mode feature (default is Turbo Mode on). While Turbo Mode is disabled, the PLDs can achieve standby current when no PLD inputs are changing (zero DC current). Even when inputs do change, significant power can be saved at lower frequencies (AC current), compared to when Turbo Mode is enabled. When the Turbo Mode is enabled, there is a significant DC current component and the AC component is higher.

64/111

### Automatic Power-down (APD) Unit and Power-down Mode

The APD Unit, shown in Figure 33, puts the PSD into Power-down mode by monitoring the activity of Address Strobe (ALE/AS, PD0). If the APD Unit is enabled, as soon as activity on Address Strobe (ALE/AS, PD0) stops, a four bit counter starts counting. If Address Strobe (ALE/AS, PD0) remains inactive for fifteen clock periods of CLKIN (PD1), the Power-down (PDN) signal becomes active, and the PSD enters Power-down mode, as discussed next.

#### Power-down Mode

By default, if you enable the PSD APD unit, Power Down Mode is automatically enabled. The device will enter Power Down Mode if the address strobe (ALE/AS) remains inactive for fifteen CLKIN (pin PD1) clock periods.

The following should be kept in mind when the PSD is in Power Down Mode:

- If the address strobe starts pulsing again, the PSD will return to normal operation. The PSD will also return to normal operation if either the CSI input returns low or the Reset input returns high.
- The MCU address/data bus is blocked from all memories and PLDs.
- Various signals can be blocked (prior to Power Down Mode) from entering the PLDs by

- setting the appropriate bits in the PMMR registers. The blocked signals include MCU control signals and the common clock (CLKIN). Note that blocking CLKIN from the PLDs will not block CLKIN from the APD unit.
- All PSD memories enter standby mode and are drawing standby current. However, the PLDs and I/O ports do not go into standby mode because you don't want to have to wait for the logic and I/O to "wake-up" before their outputs can change. See Table 28 for Power Down Mode effects on PSD ports.
- Typical standby current are of the order of the microampere (see Table 29). These standby current values assume that there are no transitions on any PLD input.

Table 28. Power-down Mode's Effect on Ports

Port Function	Pin Level
MCU I/O	No Change
PLD Out	No Change
Address Out	Undefined
Data Port	Tri-State
Peripheral I/O	Tri-State

Figure 33. APD Unit




Table 29. PSD Timing and Standby Current during Power-down Mode

Mode	PLD Propagation	Memory Access Time	Access Recovery Time	Typical Standby Current	
Mode	Delay		to Normal Access	5V V <sub>CC</sub>	3V V <sub>CC</sub>
Power-down	Normal t <sub>PD</sub> <sup>(1)</sup>	No Access	t <sub>LVDV</sub>	50μA <sup>(2)</sup>	25µA <sup>(2)</sup>

Note: 1. Power-down does not affect the operation of the PLD. The PLD operation in this mode is based only on the Turbo bit.

 $2. \ \ Typical \ current \ consumption \ assuming \ no \ PLD \ inputs \ are \ changing \ state \ and \ the \ PLD \ Turbo \ bit \ is \ 0.$ 



## For Users of the HC11 (or compatible)

The HC11 turns off its E clock when it sleeps. Therefore, if you are using an HC11 (or compatible) in your design, and you wish to use the Power-down mode, you must not connect the E clock to CLKIN (PD1). You should instead connect an independent clock signal to the CLKIN input (PD1). The clock frequency must be *less than* 15 times the frequency of AS. The reason for this is that if the frequency is greater than 15 times the frequency of AS, the PSD will keep going into Power-down mode.

## Other Power Saving Options

The PSD offers other reduced power saving options that are independent of the Power-down mode. Except for the SRAM Standby and Chip Select Input (CSI, PD2) features, they are enabled by setting bits in the PMMR0 and PMMR2 registers.

## **PLD Power Management**

The power and speed of the PLDs are controlled by the Turbo bit (bit 3) in the PMMR0. By setting the bit to '1', the Turbo mode is disabled and the PLDs consume Zero Power current when the inputs are not switching for an extended time of 70ns. The propagation delay time will be increased by 10ns after the Turbo bit is set to '1' (turned off) when the inputs change at a composite frequency of less than 15 MHz. When the Turbo bit is set to a '0' (turned on), the PLDs run at full power and speed. The Turbo bit affects the PLD's C.C. power, AC power, and propagation delay.

**Note:** Blocking MCU control signals with FM MR2 bits can further reduce PLD AC power consumption.

#### PSD Chip Select Input (C51, PD2)

Pin PD2 of Port D can be configured in PSDsoft Express as the CSI in put. When low, the signal selects and enables the internal Flash, EEPROM, SRAM, and I/C io READ or WRITE operations involving the PSD. A high on the CSI pin will disable the Plash memory, EEPROM, and SRAM, and reduce the PSD power consumption. However, the


PLD and I/O pins remain operational when  $\overline{\text{CSI}}$  is High.

**Note:** There may be a timing penalty when using the  $\overline{CSI}$  pin depending on the speed grade of the PSD that you are using. See the timing parameter  $t_{SLQV}$  in Table 63., page 95 or Table 64., page 95.

### **Input Clock**

The PSD provides the option to turn off the CLKIN input to the PLD to save AC power consumption. The CLKIN is an input to the PLD AND array and the Output Macrocells. During Power Down Mode, or, if the CLKIN input is not being used as part of the PLD logic equation, the clock should be disabled to save AC power. The CLKIN will be disconnected from the PLD AND array or the Macrocells by setting bits 4 or 5 to a '1' in PMMAO.

Figure 34. Enable Power-down Flow Chart



obsole

Table 30. Power Management Mode Registers PMMR0 (Note 1)

			` ,	
Bit 0	Х	0	Not used, and should be set to zero.	
Bit 1	APD Enable $0 = off$ $1 = on$		Automatic Power-down (APD) is disabled.	
DIL I			Automatic Power-down (APD) is enabled.	
Bit 2	Х	0	Not used, and should be set to zero.	
Bit 3	PLD Turbo	0 = on	PLD Turbo mode is on	
Dit 3			PLD Turbo mode is off, saving power.	
Bit 4	t 4 PLD Array clk $0 = \text{on}$ $1 = \text{off}$		CLKIN (PD1) input to the PLD AND Array is connected. Every change of CLKIN (PD1) Powers-up the PLD when Turbo bit is 0.	
			CLKIN (PD1) input to PLD AND Array is disconnected, saving power.	
Bit 5	PLD MCell clk	0 = on	CLKIN (PD1) input to the PLD macrocells is connected.	
DIL 3	1 = off		CLKIN (PD1) input to PLD macrocells is disconnected, saving power.	
Bit 6	Х	0	Not used, and should be set to zero.	
Bit 7	Х	0	Not used, and should be set to zero.	

Note: 1. The bits of this register are cleared to zero following Power-up. Subsequent Reset (RESET) pulses du not clear the registers.

# Table 31. Power Management Mode Registers PMMR2 (Note 1)

Bit 0	X	0	Not used, and should be set to zero.
Bit 1	Х	0	Not used, and should be set to ∠erc
Dit 0	PLD Array $0 = \text{on}$ CNTL0 $1 = \text{off}$		Cntl0 input to the PLD AND Array is connected.
DIL Z			Cntl0 input to PLD AND rrray is disconnected, saving power.
Bit 3	PLD Array 0 = 0		Cntl1 input to the PLD AND Array is connected.
1 ( NIII 1		1 = off	Cntl1 in pu* to FLD AND Array is disconnected, saving power.
Bit 4	4 ONTIO		Cn'12 'nput to the PLD AND Array is connected.
DIL 4			Cr.tl2 input to PLD AND Array is disconnected, saving power.
Bit 5	PLD Array	0 = on	ALE input to the PLD AND Array is connected.
DIL 5	ALE	1 = off	ALE input to PLD AND Array is disconnected, saving power.
Dit 6	Bit 6 PLC Analy $0 = \text{on}$ $1 = \text{off}$		DBE input to the PLD AND Array is connected.
טונ ט			DBE input to PLD AND Array is disconnected, saving power.
Bit 7	Х	0	Not used, and should be set to zero.
Notes 1 T	he bite of this regio	tor ore ele	pared to zero following Power up. Subsequent Poset (PESET) pulses do not clear the registers

Note: 1. The bits of this register are cleared to zero following Power-up. Subsequent Reset (RESET) pulses do not clear the registers.

### **Input Control Signals**

The PSD provides the option to turn off the input control signals (CNTL0, CNTL1, CNTL2, ALE, and DBE) to the PLD to save AC power consumption. These control signals are inputs to the PLD AND array.

Obsolete Product(s).

During Power Down Mode, or, if any of them are not being used as part of the PLD logic equation, these control signals should be disabled to save AC power. They will be disconnected from the PLD AND array by setting bits 2, 3, 4, 5, and 6 to a '1' in the PMMR2.

**Table 32. APD Counter Operation** 

APD Enable Bit	ALE PD Polarity	ALE Level	APD Counter
0	Х	X	Not Counting
1	Х	Pulsing	Not Counting
1	1	1	Counting (Generates PDN after 15 Clocks)
1	0	0	Counting (Generates PDN after 15 Clocks)
		ducile	Obsolete Producils

## RESET TIMING AND DEVICE STATUS AT RESET

#### **Power-On Reset**

<u>Upon</u> Power-up, the PSD requires a Reset ( $\overline{\text{RE-SET}}$ ) pulse of duration  $t_{\text{NLNH-PO}}$  (See Tables 67 and 68 for values) after  $V_{\text{CC}}$  is steady. During this period, the device loads internal configurations, clears some of the registers and sets the Flash memory or EEPROM into <u>Operating</u> mode. After the rising edge of Reset (RESET), the PSD remains in the Reset mode for an additional period,  $t_{\text{OPR}}$  (See Tables 67 and 68 for values), before the first memory access is allowed.

The PSD Flash or EEPROM memory is reset to the READ mode upon power up. The FSi and EESi select signals along with the write strobe signal must be in the false state during power-up reset for maximum security of the data contents and to remove the possibility of a byte being written on the first edge of a write strobe signal. The PSD automatically prevents write strobes from reaching the EEPROM memory array for about 5ms (teehwl). Any Flash memory WRITE cycle initiation is prevented automatically when VCC is below VLKO.

#### Warm Reset

Once the device is up and running, the device can be reset with a much shorter pulse of  $t_{NLNH}$  (See Tables 67 and 68 for values). The same  $t_{OPR}$  time is needed before the device is operational after warm reset. Figure 35 shows the timing of the power on and warm reset.

#### I/O Pin, Register and PLD Status at Reset

Table 33., page 70 shows the I/O pin, register and PLD status during Power On Reset, Warm reset and Power-down mode. PLD outputs are always valid during warm reset, and they are valid in Power On Reset once the internal PSD Configuration bits are loaded. This loading of PSD is completed typically long before the V<sub>CC</sub> ramps up to operating level. Once the PLD is active, the state of the outputs are determined by the PSD bell equations.

Figure 35. Reset (RESET) Timing




Table 33. Status During Power-On Reset, Warm Reset and Power-down Mode

Port Configuration	Power-On Reset	Warm Reset	Power-down Mode
MCU I/O	Input mode	Input mode	Unchanged
PLD Output	Valid after internal PSD configuration bits are loaded	Valid	Depends on inputs to PLD (addresses are blocked in PD mode)
Address Out	Tri-stated	Tri-stated	Not defined
Data Port	Tri-stated	Tri-stated	Tri-stated
Peripheral I/O	Tri-stated	Tri-stated	Tri-stated

	Power-On Reset	Warm Reset	Power-down Mode
PMMR0 and PMMR2	Cleared to '0'	Unchanged	Unchanged
Macrocells flip-flop status	Cleared to '0' by internal Power-On Reset	Depends on .re and .pr equations	Depends on .rc and .pr equations
VM Register <sup>1</sup>	Initialized, based on the selection in PSDsoft Express Configuration menu	Initialized, based on the selection in PSDsoft Express Configuration menu	Unchanged
All other registers	Cleared to '0'	Cleared to '0'	Unchanged
	Productly, oductly		

## PROGRAMMING IN-CIRCUIT USING THE JTAG SERIAL INTERFACE

The JTAG interface on the PSD can be enabled on Port C (see Table 34., page 72). All memory (Flash and EEPROM), PLD logic, and PSD configuration bits may be programmed through the JTAG interface. A blank part can be mounted on a printed circuit board and programmed using JTAG.

The standard JTAG signals (IEEE 1149.1) are <u>TMS</u>, <u>TCK</u>, <u>TDI</u>, and TDO. Two additional signals, <u>TSTAT</u> and <u>TERR</u>, are optional JTAG extensions used to speed up program and erase operations.

**Note:** By default, on a blank PSD (as shipped from factory or after erasure), four pins on Port C are enabled for the basic JTAG signals TMS, TCK, TDI, and TDO.

#### Standard JTAG Signals

The standard JTAG signals (TMS, TCK, TDI, and TDO) can be enabled by any of three different conditions that are logically ORed. When enabled, TDI, TDO, TCK, and TMS are inputs, waiting for a serial command from an external JTAG controller device (such as FlashLink or Automated Test Equipment). When the enabling command is received from the external JTAG controller, TDO becomes an output and the JTAG channel is fully functional inside the PSD. The same command that enables the JTAG channel may optionally enable the two additional JTAG pins, TSTAT and TERR.

The following symbolic logic equation specifies the conditions enabling the four basic JTAC pins (TMS, TCK, TDI, and TDO) on their respective Port C pins. For purposes of discussion, the logic label JTAG\_ON will be used. When JTAG\_ON is true, the four pins are enabled for JTAG. When JTAG\_ON is false, the four pins can be used for general PSD I/O.

JTAG ON = PSDsoft enabled +

/\* An NVM configuration bit inside the PSD
is set by the designer in the PSDsoft
Express Configuration utility. This
dedicates the pins for JTAG at all
times (compliant with IEEE 1149.1) \*/

Microcontroller enabled +

/\* The microcontroller can set a bit at runtime by writing to the PSD register, JTAG Enable. This register is located at address CSIOP + offset C7h. Setting the JTAG\_ENABLE bit in this register will enable the pins for JTAG use. This bit is cleared by a PSD reset or the microcontroller. See Table

35., page 72 for bit definition. "/ PSD product term enabled;

/\* A dedicated product term (PT) isside the PSD can be used to enable the JTAG pins. This PT has the reserved name JTAGSEL. Once defined as a node in PSDabel, the designer can write an equation for JTAGSEL. This method is used when the Port CIAG pins are multiplexed with other T/O signals. It is recommended to laid any tie the node JTAGSEL to the JEN signal on the Flashlink cable when multiplexing JTAG signals. (AN1153)

The PSD supports JTAG In-System-Configuration (ISC) commands, but not Boundary Scan. A definition of these JTAG-ISC commands and sequences are defined in a supplemental document available from ST. ST's PSDsoft Express software tool and FlashLink JTAG programming cable implement these JTAG-ISC commands. This document is needed only as a reference for designers who use a FlashLink to program their PSD.

#### JTAG Extensions

TSTAT and TERR are two JTAG extension signals enabled by an "ISC\_ENABLE" command received over the four standard JTAG pins (TMS, TCK, TDI, and TDO). They are used to speed programming and erase functions by indicating status on PSD pins instead of having to scan the status out serially using the standard JTAG channel.

TERR will indicate if an error has occurred when erasing a sector or programming a byte in Flash memory. This signal will go Low (active) when an error condition occurs, and stay Low until an "ISC\_CLEAR" command is executed or a chip reset pulse is received after an "ISC-DISABLE" command. TERR does not apply to EEPROM.

TSTAT behaves the same as the Ready/Busy signal described in the section entitled Ready/Busy Pin (PC3), page 18. TSTAT will be High when the PSD device is in READ mode (Flash memory and EEPROM contents can be read). TSTAT will be Low when Flash memory programming or erase cycles are in progress, and also when data is being written to EEPROM.

TSTAT and TERR can be configured as opendrain type signals during an "ISC\_ENABLE" command. This facilitates a wired-OR connection of TSTAT signals from several PSD devices and a wired-OR connection of TERR signals from those same devices. This is useful when several PSD devices are "chained" together in a JTAG environment.

# Security, Flash memory and EEPROM Protection

When the security bit is set, the device cannot be read on a device programmer or through the JTAG Port. When using the JTAG Port, only a full chip erase command is allowed. All other program/erase/verify commands are blocked. Full chip erase returns the part to a non-secured blank state. The Security Bit can be set in PSDsoft Express Configuration.

All Flash Memory and EEPROM sectors can individually be sector protected against erasures. The sector protect bits can be set in PSDsoft Express Configuration.

**Table 34. JTAG Port Signals** 

Port C Pin	JTAG Signals	Des crip ion
PC0	TMS	Mode Select
PC1	TCK	Ciock
PC3	TSTAT	Status
PC4	TERR	Error Flag
PC5	TDI	Serial Data In
PCS	TDO	Serial Data Out

## **INITIAL DELIVERY STATE**

When delivered from ST, the PSD device has all bits in the memory and PLDs set to '1.' The PSD Configuration Register with are set to '0.' The code, configuration, and PLD logic are loaded using the

programming procedure. Information for programming the device is available directly from ST. Please contact your local sales representative.

Table 35 CTAG Enable Register

	B <sub>1</sub> 0 JTAG_Enable $0 = off$ $1 = on$		JTAG port is disabled.
B <sub>1</sub> , 0			JTAG port is enabled.
Bit 1	Х	0	Not used, and should be set to zero.
Bit 2	Х	0	Not used, and should be set to zero.
Bit 3	Х	0	Not used, and should be set to zero.
Bit 4	Х	0	Not used, and should be set to zero.
Bit 5	Х	0	Not used, and should be set to zero.
Bit 6	Х	0	Not used, and should be set to zero.
Bit 7	Х	0	Not used, and should be set to zero.

Note: The state of Reset (RESET) does not interrupt (or prevent) JTAG operations if the JTAG signals are dedicated by an NVM Configuration bit (via PSDsoft Express). However, Reset (RESET) prevents or interrupts JTAG operations if the JTAG enable register is used to enable the JTAG signals.

#### AC/DC PARAMETERS

The following tables describe the AD and DC parameters of the PSD:

- DC Electrical Specification
- AC Timing Specification PLD Timing
  - Combinatorial Timing
  - Synchronous Clock Mode
  - Asynchronous Clock Mode
  - Input Macrocell Timing

#### **MCU Timing**

- READ Timing
- WRITE Timing
- Peripheral Mode Timing
- Power-down and Reset Timing

The following are issues concerning the parameters presented:

- In the DC specification the supply current is given for different modes of operation. Before calculating the total power consumption, determine the percentage of time that the PSD is in each mode. Also, the supply power is considerably different if the Turbo bit is '0.'
- The AC power component gives the PLD, EEPROM and SRAM mA/MHz specification. Figures 36 and 37 show the PLD mA/MHz as a function of the number of Product Terms (PT) used.
- In the PLD timing parameters, add the required delay when Turbo bit is '0.'






Figure 37. PLD ICC /Frequency Consumption (3V range)




Table 36. Example of PSD Typical Power Calculation at  $V_{CC} = 5.0V$  (Turbo Mode On)

	Conditions	
Highest Composite PLD input frequency	у	
(Freq PLD)	= 8MHz	
MCU ALE frequency (Freq ALE)	= 4MHz	
% Flash memory Access	= 80%	
% SRAM access	= 15%	
% I/O access = 5% (no additional power above base)		
Operational Modes		
% Normal	= 10%	
% Power-down Mode	= 90%	
Number of product terms used		
(from fitter report)	= 45 PT	
% of total product terms = 45/182 = 24.7%		
Turbo Mode	= ON	
	Calculation (using typical values)	
I <sub>CC</sub> total	= Ipwrdown x %pwrdown + %normal × (Icc (ac) + Icc (dc))	
	= Ipwrdown x %pwrdow ı + >> >crmal x (%flash x 2.5mA/MHz x Freq ALE	
	+ %SRAM x 1.5mA/MHz x Freq ALE	
	+ % PLD x 2mA/MHz x Freq PLD	
	+ #PT x 400μA/PT)	
	= ξημ\x 0.90 + 0.1 x (0.8 x 2.5mA/MHz x 4MHz	
210	+ 0.15 x 1.5mA/MHz x 4MHz	
	+ 2mA/MHz x 8MHz	
10, 10	+ 45 x 0.4mA/PT)	
76, 700	$= 45\mu A + 0.1 \times (8 + 0.9 + 16 + 18mA)$	
1050.010°	$=45\mu\text{A}+0.1\text{ x }42.9$	
Obsolete Produ	= 45μA + 4.29mA	
	= 4.34mA	

This is the operating power with no EEPROM WRITE or Flash memory Erase cycles. Calculation is based on  $I_{OUT} = 0$ mA.

Table 37. Example of PSD Typical Power Calculation at  $V_{CC} = 5.0V$  (Turbo Mode Off)

Conditions
у
= 8MHz
= 4MHz
= 80%
= 15%
= 5% (no additional power above base)
= 10%
= 90%
AU
= 45 PT
= 45/182 = 24.7%
= Off
Calculation (using typical values)
= Ipwrdown x %pwrdown + %normal × (Icc (ac) + Icc (dc))
= Ipwrdown x %pwrdow ı + 1/3 normal x (%flash x 2.5mA/MHz x Freq ALE
+ %SRAM x 1.5mA/MHz x Freq ALE
+ % PLD x (from graph using Freq PLD))
= 50μA. : Ο.50 + 0.1 x (0.8 x 2.5mA/MHz x 4MHz
+ 0.15 x 1.5mA/MHz x 4MHz
+ 24mA)
= 45μA + 0.1 x (8 + 0.9 + 24)
= 45μA + 0.1 x 32.9
= 45μA + 3.29mA
= 3.34mA

This is the operating power with no EEPROM WRITE or Flash memory Erase cycles. Calculation is based on I<sub>OUT</sub> = 0m/.

#### MAXIMUM RATING

Stressing the device above the rating listed in the Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality docu-

**Table 38. Absolute Maximum Ratings** 

Symbol	Parameter	Min.	Max.	Unit
T <sub>STG</sub>	Storage Temperature	-65	125	°C
T <sub>LEAD</sub>	Lead Temperature during Soldering (20 seconds max.) <sup>1</sup>		235	°C
V <sub>IO</sub>	Input and Output Voltage (Q = V <sub>OH</sub> or Hi-Z)	-0.6	7.0	1.
V <sub>CC</sub>	Supply Voltage	-0.6	7.0	V
$V_{PP}$	Device Programmer Supply Voltage	-0.6	1/1.0	V
V <sub>ESD</sub>	Electrostatic Discharge Voltage (Human Body model) <sup>2</sup>	-2000	2000	V
Note: 1. IPC/JEDE 2. JEDEC St	C J-STD-020A d JESD22-A114A (C1=100 pF, R1=1500 Ω, R2=500 Ω)	Pro	gine.	

Obsolete Product(s).

#### DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measure-

ment Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 39. Operating Conditions (5V devices)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	4.5	5.5	V
TA	Ambient Operating Temperature (Industrial)	-40	85	°C
'A	Ambient Operating Temperature (Commercial)	0	70	°C

Table 40. Operating Conditions (3V devices)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	3.0	3 3	V
T <sub>A</sub>	Ambient Operating Temperature (Industrial)	-40	85	°C
'A	Ambient Operating Temperature (Commercial)	0	70	°C

**Table 41. AC Signal Letters for PLD Timings** 

	3
Α	Address Input
С	CEout Output
D	Input Data
E	E Input
G	Internal WDOG_ON signal
I	Interrupt Input
L	ALE Input
N	Reset 'mout or Output
Р	Fort Signal Output
O	Output Data
R	WR, UDS, LDS, DS, IORD, PSEN Inputs
S	Chip Select Input
CO.	R/W Input
W	Internal PDN Signal
М	Output Macrocell

Note: Example:  $t_{AVLX}$  = Time from Address Valid to ALE Invalid.

Table 47... AC Signal Behavior Symbols for PLD Timing 3

9	4 (/)
t	Time
ГО	Logic Level Low or ALE
O H	Logic Level High
٧	Valid
Х	No Longer a Valid Logic Level
Z	Float
PW	Pulse Width

Note: Example: t<sub>AVLX</sub> = Time from Address Valid to ALE Invalid.

**Table 43. AC Measurement Conditions** 

Symbol	Parameter	Min. Max.		Unit
C <sub>L</sub>	Load Capacitance	3	0	pF

Note: 1. Output Hi-Z is defined as the point where data out is no longer driven.



Table 44. Capacitance

Symbol	Parameter	Test Condition	Typ. <sup>2</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance (for input pins)	$V_{IN} = 0V$	4	6	pF
C <sub>OUT</sub>	Output Capacitance (for input/output pins)	V <sub>OUT</sub> = 0V	8	12	pF
C <sub>VPP</sub>	Capacitance (for CNTL2/V <sub>PP</sub> )	$V_{PP} = 0V$	18	25	pF

Note: 1. Sampled only, not 100% tested.

Figure 38. AC Measurement I/O Waveform




Figure 39. AC Measurement Load Circuit




Figure 40. Switching Waveforms - Key




Table 45. DC Characteristics (5V devices)

Symbol	Parameter	Test Condition (in addition to those in Table 39)	Min.	Тур.	Max.	Unit
V <sub>IH</sub>	Input High Voltage	4.5V < V <sub>CC</sub> < 5.5V	2		V <sub>CC</sub> +0.5	V
V <sub>IL</sub>	Input Low Voltage	4.5V < V <sub>CC</sub> < 5.5V	-0.5		0.8	V

<sup>2.</sup> Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

Symbol	Para	meter	Test Condition (in addition to those in Table 39)	Min.	Тур.	Max.	Unit
V <sub>IH1</sub>	Reset High Lev	el Input Voltage	(Note <sup>1</sup> )	0.8V <sub>CC</sub>		V <sub>CC</sub> +0.5	V
V <sub>IL1</sub>	Reset Low Level Input Voltage		(Note 1)	-0.5		0.2V <sub>CC</sub> -0.1	V
V <sub>HYS</sub>	Reset Pin Hyst	eresis		0.3			V
V <sub>LKO</sub>	V <sub>CC</sub> (min) for F Program	lash Erase and		2.5		4.2	V
V <sub>OL</sub>	Output Low Vo	ultago	$I_{OL} = 20\mu A, V_{CC} = 4.5V$		0.01	0.1	V
VOL	Output Low vo	mage	$I_{OL} = 8mA, V_{CC} = 4.5V$		0.25	0.45	V
V <sub>OH</sub>	Output High Vo	ultage	$I_{OH} = -20\mu A, V_{CC} = 4.5V$	4.4	4.49		Y
VOH	Output High vo	ilage	$I_{OH} = -2mA, V_{CC} = 4.5V$	2.4	3.9		V
I <sub>SB</sub>	Standby Supply Current for Power-down Mode		CSI >V <sub>CC</sub> −0.3V (Notes <sup>2,3</sup> )		50	200	μΑ
ILI	Input Leakage Current		$V_{SS} < V_{IN} < V_{CC}$	<b>–1</b>	±0 ı	916	μΑ
ILO	Output Leakage Current		0.45 < V <sub>OUT</sub> < V <sub>CC</sub>	-10	<u>⊦</u> 5	10	μΑ
	Operating Supply Current Fla	ZPLD Only	ZPLD_TURBO = Off, $f = 0MHz (Note^{5})$	0/8/	0	300	mA
I <sub>CC</sub> (DC)			ZPLD_TURBO = On, f = 0MHz	500	400	700	μΑ/PT
(Note <sup>5</sup> )		Flash memory or EEPROM	During Flash memory or EEPROM WRITE/Erase Cally	ele	15	30	mA
			Head only, f = 0MHz		0	0	mA
		SRAM	f = 0MHz		0	0	mA
I <sub>CC</sub> (AC) (Note <sup>5</sup> )	ZPLD AC Adde		(5)	See Figure 36, note 4			
	Flash memcry Adder	FEPROM AC			2.5	3.5	mA/ MHz
	SRAM AC Add	er			1.5	3.0	mA/ MHz

Note: 1. Reset (RESET) has hysteresis. V<sub>IL1</sub> is valid at or below 0.2V<sub>CC</sub> –0.1. V<sub>IH1</sub> is valid at or above 0.8V<sub>CC</sub>.
2. SI deselected or internal Power-down mode is active.
3. PLD is in non-Turbo mode, and none of the inputs are switching.

4. Please see Figure 36., page 73 for the PLD current calculation.

5.  $I_{OUT} = 0mA$ 

## Table 46. DC Characteristics (3V devices)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>IH</sub>	High Level Input Voltage	3.0V < V <sub>CC</sub> < 3.6V	0.7V <sub>CC</sub>		V <sub>CC</sub> +0.5	V
V <sub>IL</sub>	Low Level Input Voltage	3.0V < V <sub>CC</sub> < 3.6V	-0.5		0.8	V
V <sub>IH1</sub>	Reset High Level Input Voltage	(Note <sup>1</sup> )	0.8V <sub>CC</sub>		V <sub>CC</sub> +0.5	V
V <sub>IL1</sub>	Reset Low Level Input Voltage	(Note <sup>1</sup> )	-0.5		0.2V <sub>CC</sub> -0.1	V



Symbol	Para	meter	Conditions	Min.	Тур.	Max.	Unit
V <sub>HYS</sub>	Reset Pin Hyst	eresis		0.3			V
V <sub>LKO</sub>	V <sub>CC</sub> (min) for F Program	lash Erase and		1.5		2.2	V
V <sub>OL</sub>	Output Low Vol	ltogo	$I_{OL} = 20\mu A, V_{CC} = 3.0V$		0.01	0.1	V
VOL	Output Low Vol	naye	$I_{OL} = 4mA, V_{CC} = 3.0V$		0.15	0.45	V
Vari	Output High Ma	ltono	$I_{OH} = -20\mu A, V_{CC} = 3.0V$	2.9	2.99		V
V <sub>OH</sub>	Output High Vo	niage	$I_{OH} = -1 \text{ mA}, V_{CC} = 3.0 \text{ V}$	2.7	2.8		V
I <sub>SB</sub>	Standby Supply for Power-down		CSI >V <sub>CC</sub> −0.3V (Notes <sup>2</sup> )		25	100	μΑ
ILI	Input Leakage	Current	V <sub>SS</sub> < V <sub>IN</sub> < V <sub>CC</sub>	-1	±0.1	1	AI
ILO	Output Leakage	e Current	0.45 < V <sub>IN</sub> < V <sub>CC</sub>	-10	±5	10	μA
		ZPLD Only	ZPLD_TURBO = Off, f = 0MHz (Note <sup>3</sup> )		0	1000	µA/PT
La a (DC)	Operating	Zi Lb Oilly	ZPLD_TURBO = On, f = 0MHz		200	400	μΑ/PT
I <sub>CC</sub> (DC) (Note <sup>3</sup> )	Supply Current	Flash memory or EEPROM	During Flash memory or EEPROM WRITE/Erase Only	500	10	25	mA
			Read only, f = 0N Hz	×0,	0	0	mA
		SRAM	f = OMH≥	8	0	0	mA
	ZPLD AC Adde	er	See Figure 37., page 73				
I <sub>CC</sub> (AC) (Note <sup>3</sup> )	Flash memory of Adder	or EEPROM AC	nc. Ob.		1.5	2.0	mA/ MHz
(.10.0)	SRAM AC Add	er O	(6)		0.8	1.5	mA/ MHz

Note: 1. Reset (RESET) has hysteres is. V<sub>IL1</sub> is valid at or below 0.2V<sub>CC</sub> –0.1. V<sub>IH1</sub> is valid at or above 0.8V<sub>CC</sub>.

2. CSI deselected or int small PD is active.
3. I<sub>OUT</sub> = 0mA

Figure 41. input to Output Disable / Enable




Figure 42. Combinatorial Timing PLD




Table 47. CPLD Combinatorial Timing (5V devices)

O	D	0	-6	90	-1	12	-15		Fast	Turbo	Slew	
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	PT Aloc	Off <sup>2</sup>	rate <sup>1</sup>	U
t <sub>PD</sub>	CPLD Input Pin/ Feedback to CPLD Combinatorial Output			25		30		32	+ 2	+ 10	2	r
t <sub>EA</sub>	CPLD Input to CPLD Output Enable			26		30		32		+ 10	-2	r
t <sub>ER</sub>	CPLD Input to CPLD Output Disable			26		30		3%.		+ 10	-2	r
t <sub>ARP</sub>	CPLD Register Clear or Preset Delay			26		30	5	33		+ 10	-2	r
t <sub>ARPW</sub>	CPLD Register Clear or Preset Pulse Width		20		24	16	29	,		+ 10		r
tard	CPLD Array Delay	Any macrocell		16	05	18		22	+ 2			r
2. ZF	ast Slew Rate output available PSD versions only.	incile										
O	D. 6.											

Table 48. CPLD Combinatorial Timing (3V devices)

Symbol	Parameter	Conditions	-1	15	-2	20	PT	Turbo	Slew	Unit
Syllibol	Farameter	Conditions	Min	Max	Min	Max	Aloc	Off <sup>2</sup>	rate <sup>1</sup>	Oilit
t <sub>PD</sub>	CPLD Input Pin/Feedback to CPLD Combinatorial Output			48		55	+ 4	+ 20	- 6	ns
t <sub>EA</sub>	CPLD Input to CPLD Output Enable			43		50		+ 20	- 6	ns
t <sub>ER</sub>	CPLD Input to CPLD Output Disable			43		50		+ 20	- 6	ns
t <sub>ARP</sub>	CPLD Register Clear or Preset Delay			48		55		+ 20	- 6	ns
t <sub>ARPW</sub>	CPLD Register Clear or Preset Pulse Width		30		35			+ 20		1.5
t <sub>ARD</sub>	CPLD Array Delay	Any macrocell		29		33	+ 4	240	0,0	ns

Note: 1. Fast Slew Rate output available on PA3-PA0, PB3-PB0, and PD2-PD0. Decrement times by given anount.

2. ZPSD versions only.

Figure 43. Synchronous Clock Mode Timing - PLD




Table 49. CPLD Macrocell Synchronous Clock Mode Timing (5V devices)

O : :		0		90	-	12	-	15	Fast	Turbo	Slew	١
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	PT Aloc	Off	rate <sup>1</sup>	Ur
	Maximum Frequency External Feedback	1/(t <sub>S</sub> +t <sub>CO</sub> )		30.3		26.3		23.8				MI
f <sub>MAX</sub>	Maximum Frequency Internal Feedback (fcnt)	1/(t <sub>S</sub> +t <sub>CO</sub> -10)		43.4 8		35.7		31.25				МІ
	Maximum Frequency Pipelined Data	1/(t <sub>CH</sub> +t <sub>CL</sub> )		50.0 0		41.67		33.3				<b>Λ1</b>
ts	Input Setup Time		15		18		20		+ 2	+ 10		n
t <sub>H</sub>	Input Hold Time		0		0		0					r
t <sub>CH</sub>	Clock High Time	Clock Input	10		12		15	(8)		10,0	,	r
t <sub>CL</sub>	Clock Low Time	Clock Input	10		12		15		(O)			r
tco	Clock to Output Delay	Clock Input		18		2()	\ \ \( \( \)	22			-2	r
t <sub>ARD</sub>	CPLD Array Delay	Any macrocell		16		18	S	22	+ 2			r
t <sub>MIN</sub>	Minimum Clock Period <sup>2</sup>	t <sub>CH</sub> +t <sub>CL</sub>	20		24	5	30					r
2. Cl	ast Slew Rate output a LKIN (PD1) t <sub>CLCL</sub> = t <sub>CH</sub>	vailable on PAA-P	0, PB3-	PB0, and	d PD2-F	PD0. Decr	ement t	imes by g	iven amo	ount.		



Table 50. CPLD Macrocell Synchronous Clock Mode Timing (3V devices)

Symbol	Parameter	Conditions	-1	15	-2	20	PT	Turbo	Slew	Unit
Symbol	Parameter	Conditions	Min	Max	Min	Max	Aloc	Off	rate <sup>1</sup>	Offic
	Maximum Frequency External Feedback	1/(t <sub>S</sub> +t <sub>CO</sub> )		17.8		14.7				MHz
f <sub>MAX</sub>	Maximum Frequency Internal Feedback (f <sub>CNT</sub> )	1/(t <sub>S</sub> +t <sub>CO</sub> -10)		19.6		17.2				MHz
	Maximum Frequency Pipelined Data	1/(t <sub>CH</sub> +t <sub>CL</sub> )		33.3		31.2				MHz
ts	Input Setup Time		27		35		+ 4	+ 20		ns
t <sub>H</sub>	Input Hold Time		0		0					ns
t <sub>CH</sub>	Clock High Time	Clock Input	15		16				. (	าร
t <sub>CL</sub>	Clock Low Time	Clock Input	15		16				ADI	ns
tco	Clock to Output Delay	Clock Input		35		39		~ r O	-6	ns
t <sub>ARD</sub>	CPLD Array Delay	Any macrocell		29		33	+ 4		*(5	ns
t <sub>MIN</sub>	Minimum Clock Period <sup>2</sup>	t <sub>CH</sub> +t <sub>CL</sub>	29		32		10	111		ns

Note: 1. Fast Slew Rate output available on PA3-PA0, PB3-PB0, and PD2-PD0.

2. CLKIN (PD1)  $t_{CLCL} = t_{CH} + t_{CL}$ .

Figure 44. Asynchronous Reset / Preset





Figure 45. Asynchronous Clock Mode Timing (Product Term Clock)



84/111

Table 51. CPLD Macrocell Asynchronous Clock Mode Timing (5V devices)

+ 2		Rate	MH MH
+2			MF
+2			ای
+ 2		\	
+ 2			
	+ 10	10	n
S)			n
CO	+ 10		n
	+ 10		n
	+ 10	-2	n
+ 2			n
			n
	+ 2		



Table 52. CPLD Macrocell Asynchronous Clock Mode Timing (3V devices)

Maximum Frequency External Feedback   1/(tsA+tcOA)   19.2   16.9   Maximum Frequency External Feedback   1/(tsA+tcOA-10)   23.8   20.4   Maximum Frequency Internal Feedback (fcNTA)   23.8   20.4   Maximum Frequency Pipelined Data   1/(tcHA+tcLA)   27   24.4   Maximum Pipelined Data   1/(tcHA+tcLA)   27   24.4   Maximum Pipelined Data   1/(tcHA+tcLA)   27   24.4   Maximum Pipelined Data   1/(tcHA+tcLA)   1/(tcH	Min   Max   Min   Max   Aloc   Off   Hate	Maxin Exter Maxin Interry (fcnt.)  Maxin Pipel SA Input SCHA Clock SCHA Clock SCHA Clock SCHA CPLE SCHA Minin Ote: 1. ZPSD Ver	kimum Frequency ernal Feedback kimum Frequency rnal Feedback LTA) kimum Frequency elined Data Lt Setup Time Lt Hold Time Lck High Time Lck Low Time Lck to Output Delay LD Array Delay	1/(t <sub>SA</sub> +t <sub>COA</sub> )  1/(t <sub>SA</sub> +t <sub>COA</sub> -10)  1/(t <sub>CHA</sub> +t <sub>CLA</sub> )	12 15 22	19.2 23.8 27	13 17 25	16.9			Rate	MH MH
External Feedback   I/(tsA+tcOA)   19.2   16.9   Maximum Frequency Internal Feedback   1/(tsA+tcOA-10)   23.8   20.4   Maximum Frequency Pipelined Data   1/(tcHa+tcLA)   27   24.4   Maximum Frequency Pipelined Data   1/(tcHa+tcLA)   27   24.4   Maximum Frequency Pipelined Data   1/(tcHa+tcLA)   13   +4   +20   maximum Frequency Pipelined Data   15   17   maximum Frequency Pipelined Data   15   16   maximum Frequency Pipelined Data   16.9   maximum Frequency Pipelined Data   16.9   maximum Frequency Pipelined Data   16.9   maximum Frequency Pipelined Data   17   13   maximum Frequency Pipelined Data   17   13   maximum Frequency Pipelined Data   17   16   17   17   17   17   18   18   18   18	External Feedback   17(IsA+IcOA)   19.2   10.9   Maximum Frequency Internal Feedback (fcNTA)   23.8   20.4   Maximum Frequency Pipelined Data   17(IsA+IcOA-10)   27   24.4   Maximum Frequency Pipelined Data   17(IsA+IcOA-10)   27   24.4   Maximum Frequency Pipelined Data   17(IsA+IcOA-10)   18   19   19   19   19   19   19   19	Exter Maxin Interr (fcnt. Maxin Pipel SA Input CHA Clock COA Clock COA Clock CARD CPLE MINA Minin ote: 1. ZPSD Ver	ernal Feedback kimum Frequency rnal Feedback kimum Frequency elined Data ut Setup Time ut Hold Time ck High Time ck Low Time ck to Output Delay LD Array Delay	1/(t <sub>SA</sub> +t <sub>COA</sub> -10)  1/(t <sub>CHA</sub> +t <sub>CLA</sub> )	15 22	23.8	17 25	20.4	+ 4	+ 20		MH
Internal Feedback (fCNTA)   1/(tSA+tCOA-10)   23.8   20.4   M   M	Internal Feedback (fcNTA)   1/(tsA+tcOA-10)   23.8   20.4   Maximum Frequency Pipelined Data   1/(tcHA+tcLA)   27   24.4   Mm   MsA   Input Setup Time   12   13   +4 +20   rthA   Input Hold Time   15   17   rtcHA   Clock High Time   22   25   +20   rttcLA   Clock Low Time   15   16   +20   rttcOA   Clock to Output Delay   40   46   20   -6   rttcOA   CPLD Array Delay   Any macrocell   29   33   +4   rttcOA   Clock Period   1/fcNTA   42   49   rttcOA   rttcOA   Clock Period   1/fcNTA   42   49   rttcOA   Clock Time   True Time   29   30   30   40   True Time   30   True Time	MAXA Interrust (font)  Maximal Pipel  SA Input  CHA Input  CHA Clock  COA Clock  COA Clock  CARD CPLE  MINA Minimal  Ote: 1. ZPSD Ver  MAXA  Maximal Interrust  Minimal Interrust  Minim	rnal Feedback (TA)  kimum Frequency elined Data  ut Setup Time  ut Hold Time  ck High Time  ck Low Time  ck to Output Delay  LD Array Delay	1/(t <sub>CHA</sub> +t <sub>CLA</sub> )	15 22	27	17 25		+ 4	+ 20		Mŀ
Pipelined Data   Mitcha+ICLA   27   24.4   Mitcha+ICLA   15   13   +4   +20   r	Pipelined Data   MCHATCLA    27   24.4   Miles   Mil	Pipel SA Input HA Input CCHA Clock CCA Clock CARD CPLE MINA Minin ote: 1. ZPSD Ver	at Setup Time at Hold Time at High Time at Low Time at Time at Delay at Setup Time		15 22		17 25	24.4	+ 4	+ 20		
tHA         Input Hold Time         15         17         r           tCHA         Clock High Time         22         25         +20         r           tCLA         Clock Low Time         15         16         +20         r           tCOA         Clock to Output Delay         40         46         >20         -6         r           tARD         CPLD Array Delay         Any macrocell         29         33         +4         r           tMINA         Minimum Clock Period         1/f <sub>CNTA</sub> 42         49         r	tHA         Input Hold Time         15         17         r           tCHA         Clock High Time         22         25         +20         r           tCLA         Clock Low Time         15         16         +20         r           tCOA         Clock to Output Delay         40         46         -20         -6         r           tARD         CPLD Array Delay         Any macrocell         29         33         +4         r           tMINA         Minimum Clock Period         1/fcnta         42         49	CHA Clock CCA Clock CARD CPLE CMINA Minin Ote: 1. ZPSD Ver	ck High Time ck Low Time ck to Output Delay D Array Delay	Any macrocell	15 22	40	17 25		+ 4	+ 20		n
t <sub>CHA</sub> Clock High Time         22         25         + 20         r           t <sub>CLA</sub> Clock Low Time         15         16         + 20         r           t <sub>COA</sub> Clock to Output Delay         40         46         20         - 6         r           t <sub>ARD</sub> CPLD Array Delay         Any macrocell         29         33         + 4         r           t <sub>MINA</sub> Minimum Clock Period         1/f <sub>CNTA</sub> 42         49         r	t <sub>CHA</sub> Clock High Time         22         25         + 20         r           t <sub>CLA</sub> Clock Low Time         15         16         + 20         r           t <sub>COA</sub> Clock to Output Delay         40         46         20         - 6         r           t <sub>ARD</sub> CPLD Array Delay         Any macrocell         29         33         + 4         r           t <sub>MINA</sub> Minimum Clock Period         1/f <sub>CNTA</sub> 42         49         7           vote:         1. ZPSD Versions only.	CHA Clock CLA Clock COA Clock CARD CPLE MINA Minin ote: 1. ZPSD Ver	ck High Time ck Low Time ck to Output Delay D Array Delay	Any macrocell	22	40	25					
t <sub>CLA</sub> Clock Low Time 15 16 +20 r t <sub>COA</sub> Clock to Output Delay 40 46 22 -6 r t <sub>ARD</sub> CPLD Array Delay Any macrocell 29 33 +4 r t <sub>MINA</sub> Minimum Clock Period 1/f <sub>CNTA</sub> 42 49 r	tCLA Clock Low Time 15 16 +20 r tCOA Clock to Output Delay 40 46 ···20 -6 r tARD CPLD Array Delay Any macrocell 29 33 +4 r tMINA Minimum Clock Period 1/fcNTA 42 49 r Note: 1. ZPSD Versions only.	CLA Clock COA Clock CARD CPLE MINA Minin Ote: 1. ZPSD Ver	ck Low Time ck to Output Delay D Array Delay	Any macrocell		40						r
t <sub>COA</sub> Clock to Output Delay 40 46 20 -6 r t <sub>ARD</sub> CPLD Array Delay Any macrocell 29 33 +4 r t <sub>MINA</sub> Minimum Clock Period 1/f <sub>CNTA</sub> 42 49 r Note: 1. ZPSD Versions only.	t <sub>COA</sub> Clock to Output Delay 40 46 ···20 -6 r t <sub>ARD</sub> CPLD Array Delay Any macrocell 29 33 +4 r t <sub>MINA</sub> Minimum Clock Period 1/f <sub>CNTA</sub> 42 49 r Note: 1. ZPSD Versions only.	COA Clock ARD CPLE MINA Minin Ote: 1. ZPSD Ver	ck to Output Delay  D Array Delay	Any macrocell	15	40	40			+ 20		n
t <sub>ARD</sub> CPLD Array Delay Any macrocell 29 33 +4 r t <sub>MINA</sub> Minimum Clock Period 1/f <sub>CNTA</sub> 42 49 r Note: 1. ZPSD Versions only.	t <sub>ARD</sub> CPLD Array Delay Any macrocell 29 33 +4 r t <sub>MINA</sub> Minimum Clock Period 1/f <sub>CNTA</sub> 42 49 r Note: 1. ZPSD Versions only.	CPLE MINA Minin ote: 1. ZPSD Ver	D Array Delay	Any macrocell		40	16			+ 20	20.	n
t <sub>MINA</sub> Minimum Clock Period 1/f <sub>CNTA</sub> 42 49 r	t <sub>MINA</sub> Minimum Clock Period 1/f <sub>CNTA</sub> 42 49 r	MINA Mininote: 1. ZPSD Ver		Any macrocell		70		46	C	.20	-6	n
Note: 1. ZPSD Versions only.	Note: 1. ZPSD Versions only.	ote: 1. ZPSD Ver	imum Clock Period			29		33	+ 4	``C		n
Note: 1. ZPSD Versions only.	Note: 1. ZPSD Versions only.			1/f <sub>CNTA</sub>	42		49	(0)		100		r
Pro (s)	icte Auci(s)			ducil	O	05						
	iste discu		6,	(0,(5)								
		0/02										
Obsoleroos	0/05 P/0	U	<b>X</b>									
Obsoleroos	Obsepte	7/8,	187									
Obsole Production	OletePie	350	ie,									
Obsole Production of the contract of the contr	Obse Plance	<b>U</b>	ie,									
Obsolete Produce osolete Produce	osolete Planta de la companya della companya della companya de la companya della		18									

Figure 46. Input Macrocell Timing (product term clock)




Table 53. Input Macrocell Timing (5V devices)

Symbol	Parameter	Conditions	-6	90	-1	12	-1	15	PT	Turbo	Unit
Syllibol	Farameter	Conditions	Min	Max	Min	Max	Min	Max	A!c c	Off <sup>2</sup>	Oilit
t <sub>IS</sub>	Input Setup Time	(Note 1)	0		0		0				ns
t <sub>IH</sub>	Input Hold Time	(Note 1)	20		22		26		4U!	+ 10	ns
t <sub>INH</sub>	NIB Input High Time	(Note 1)	12		15		18	Ò	5		ns
t <sub>INL</sub>	NIB Input Low Time	(Note 1)	12		15		18				ns
t <sub>INO</sub>	NIB Input to Combinatorial Delay	(Note <sup>1</sup> )		46	716	50	)	59	+ 2	+ 10	ns

Note: 1. Inputs from Port A, B, and C relative to register/ latcl clock from the PLD. ALE/AS latch timings refer to tavLX and tLXAX.

2. ZPSD versions only.


Table 54. Input Macrocell Timing (3v Devices)

Symbol	Param ite.	Conditions	-1	15	-2	20	PT	Turbo	Unit
Symbol	i didili ite	Conditions	Min	Max	Min	Max	Aloc	Off <sup>2</sup>	Oiiit
t <sub>IS</sub>	Input Setup เวิ่นเอ	(Note <sup>1</sup> )	0		0				ns
t <sub>IH</sub>	Inpl ( h ɔ/d Time	(Note 1)	25		30			+ 20	ns
t <sub>INH</sub>	าไเวิ Input High Time	(Note 1)	13		15				ns
t <sub>INL</sub>	NIB Input Low Time	(Note 1)	13		15				ns
t <sub>INO</sub>	NIB Input to Combinatorial Delay	(Note 1)		62		70	+ 4	+ 20	ns

Note: 1. Inputs from Port A, B, and C relative to register/latch clock from the PLD. ALE latch timings refer to t<sub>AVLX</sub> and t<sub>LXAX</sub>.

2. ZPSD Versions only.

Figure 47. READ Timing



Note: 1. tavLx and tLxax are not required for 80C251 in Page Mode or 80C51XA in Burst Mode.

Table 55. READ Timing (5V devices)

Symbol	Parameter	Conditions	-6	90	-1	12	-1	15	Turbo	Unit
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Off	Offic
t <sub>LVLX</sub>	ALE or AS Pulse Width		20		22		28			ns
t <sub>AVLX</sub>	Address Setup Time	(Note <sup>3</sup> )	6		8		10			ns
t <sub>LXAX</sub>	Address Hold Time	(Note <sup>3</sup> )	8		9		11			ns
t <sub>AVQV</sub>	Address Valid to Data Valid	(Notes <sup>3,6</sup> )		90		120		150	+ 10	ns
t <sub>SLQV</sub>	CS Valid to Data Valid			100		135		150		ns
	RD to Data Valid 8-Bit Bus	(Note <sup>5</sup> )		32		35		40		ns
t <sub>RLQV</sub>	RD or PSEN to Data Valid 8-Bit Bus, 8031, 80251	(Note <sup>2</sup> )		38		42		45	.(	าร
t <sub>RHQX</sub>	RD Data Hold Time	(Note 1)	0		0		0		20	ns
t <sub>RLRH</sub>	RD Pulse Width	(Note 1)	32		35		35	$\sqrt{C}$	16	ns
t <sub>RHQZ</sub>	RD to Data High-Z	(Note 1)		25		35		38		ns
t <sub>EHEL</sub>	E Pulse Width		32		26		38	10,		ns
t <sub>THEH</sub>	R/W Setup Time to Enable		10	C	1.}	20	18			ns
tELTL	R/W Hold Time After Enable	_	û	0-	0		0			ns
t <sub>AVPV</sub>	Address Input Valid to Address Output Delay	(Note <sup>4</sup> )		25	(6)	28		32		ns

Note: 1. RD timing has the same timing as DS, LDS, UDS, at d. TSTN signals.

- 2. RD and PSEN have the same timing.
- 3. Any input used to select an internal PSD function.
- Jenei A 4. In multiplexed mode, latched addresses ac neighbor ADIO delay to address output on any Port. 5. RD timing has the same timing as DS, LD3, and UDS signals.

Table 56. READ Timing (3V devices)

Cumbal	Parameter	Conditions	-1	5	-2	20	Turbo	Unit
Symbol	Parameter	Conditions	Min	Max	Min	Max	Off	Unit
$t_{LVLX}$	ALE or AS Pulse Width		26		30			ns
t <sub>AVLX</sub>	Address Setup Time	(Note <sup>3</sup> )	10		12			ns
$t_{LXAX}$	Address Hold Time	(Note <sup>3</sup> )	12		14			ns
t <sub>AVQV</sub>	Address Valid to Data Valid	(Note <sup>3,6</sup> )		150		200	+ 20	ns
t <sub>SLQV</sub>	CS Valid to Data Valid			150		200		ns
	RD to Data Valid 8-Bit Bus	(Note <sup>5</sup> )		35		40		ns
t <sub>RLQV</sub>	RD or PSEN to Data Valid 8-Bit Bus, 8031, 80251	(Note <sup>2</sup> )		50		55	.(	าร
t <sub>RHQX</sub>	RD Data Hold Time	(Note <sup>1</sup> )	0		0		70	ns
<b>t</b>	RD Pulse Width (also DS, LDS, UDS)		40		45	550	16	ns
t <sub>RLRH</sub>	RD or PSEN Pulse Width (8031, 80251)		55		60		118	ns
t <sub>RHQZ</sub>	RD to Data High-Z	(Note 1)		40	10	45	,	ns
t <sub>EHEL</sub>	E Pulse Width		45		52	0		ns
t <sub>THEH</sub>	R/W Setup Time to Enable		10		20			ns
t <sub>ELTL</sub>	R/W Hold Time After Enable		0	(8)	0			ns
t <sub>AVPV</sub>	Address Input Valid to Address Output Delay	(Note 4)	0/6	35		40		ns

Note: 1. RD timing has the same timing as DS, LDS, UCS, and PSEN signals.
2. RD and PSEN have the same timing for 8031

- 3. Any input used to select an internal PSD in ction.
- 4. In multiplexed mode latched address owner ated from ADIO delay to address output on any Port.
- 1.58.78. II \_crs to tayay. 5.  $\overline{RD}$  timing has the same timing as  $\overline{NS}$ .  $\overline{LDS}$ , and  $\overline{UDS}$  signals.

Figure 48. WRITE Timing




Table 57. WRITE, Erase and Program Timing (5V devices)

Symbol	Parameter	Conditions	-6	90	-1	12	-1	15	Unit
Syllibol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Onit
$t_{LVLX}$	ALE or AS Pulse Width		20		22		28		ns
t <sub>AVLX</sub>	Address Setup Time	(Note 1)	6		8		10		ns
t <sub>LXAX</sub>	Address Hold Time	(Note 1)	8		9		11		ns
t <sub>AVWL</sub>	Address Valid to Leading Edge of WR	(Notes <sup>1,3</sup> )	15		18		20		ns
t <sub>SLWL</sub>	CS Valid to Leading Edge of WR	(Note <sup>3</sup> )	15		18		20		ns
t <sub>DVWH</sub>	WR Data Setup Time	(Note <sup>3</sup> )	35		40		45		rs
t <sub>WHDX</sub>	WR Data Hold Time	(Note <sup>3</sup> )	5		5		5	.(	1.5
twLwH	WR Pulse Width	(Note <sup>3</sup> )	35		40		45		ns
t <sub>WHAX1</sub>	Trailing Edge of WR to Address Invalid	(Note <sup>3</sup> )	8		9	O	10	10	ns
t <sub>WHAX2</sub>	Trailing Edge of WR to DPLD Address Invalid	(Note <sup>3,6</sup> )	0		0	1	0		ns
t <sub>WHPV</sub>	Trailing Edge of WR to Port Output Valid Using I/O Port Data Register	(Note <sup>3</sup> )	G	30		35		38	ns
t <sub>DVMV</sub>	Data Valid to Port Output Valid Using Macrocell Register Preset/Clear	(Notes <sup>3,5</sup> )		55		60		65	ns
t <sub>AVPV</sub>	Address Input Valid to Address Output Delay	(Note <sup>2</sup> )	0	25		28		30	ns
t <sub>WLMV</sub>	WR Valid to Port Output Valid Using Macrocell Register Preset/Clea.	(Notes <sup>3,4</sup> )		55		60		65	ns

Note: 1. Any input used to select an internal PSD junction.

<sup>2.</sup> In multiplexed mode, latch ad a duress generated from ADIO delay to address output on any port.

<sup>3.</sup>  $\overline{WR}$  has the same timing as  $\subseteq$ ,  $\overline{LDS}$ ,  $\overline{UDS}$ ,  $\overline{WRL}$ , and  $\overline{WRH}$  signals.

<sup>4.</sup> Assuming data is stable before active WRITE signal.

<sup>5.</sup> Assuming WRITE is a citive before data becomes valid.

Obsolete Pri 6. TWHAX2 is the idealess hold time for DPLD inputs that are used to generate Sector Select signals for internal PSD memory.

#### Table 58. WRITE Timing (3V devices)

Cumbal	Parameter	Conditions	-1	15	-2	20	Unit
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit
t <sub>LVLX</sub>	ALE or AS Pulse Width		26		30		
t <sub>AVLX</sub>	Address Setup Time	(Note 1)	10		12		ns
t <sub>LXAX</sub>	Address Hold Time	(Note 1)	12		14		ns
t <sub>AVWL</sub>	Address Valid to Leading Edge of WR	(Notes <sup>1,3</sup> )	20		25		ns
t <sub>SLWL</sub>	CS Valid to Leading Edge of WR	(Note 3)	20		25		ns
t <sub>DVWH</sub>	WR Data Setup Time	(Note <sup>3</sup> )	45		50		rs
t <sub>WHDX</sub>	WR Data Hold Time	(Note <sup>3</sup> )	8		10	(	1.5
twLWH	WR Pulse Width	(Note <sup>3</sup> )	48		53	90	ns
t <sub>WHAX1</sub>	Trailing Edge of WR to Address Invalid	(Note <sup>3</sup> )	12	<	D 17 C	16	ns
t <sub>WHAX2</sub>	Trailing Edge of WR to DPLD Address Invalid	(Note <sup>3,6</sup> )	0	.0.	0		ns
t <sub>WHPV</sub>	Trailing Edge of WR to Port Output Valid Using I/O Port Data Register	(Note <sup>3</sup> )	9/6	1 45   45	90	50	ns
t <sub>DVMV</sub>	Data Valid to Port Output Valid Using Macrocell Register Preset/Clear	(Notes 5, r)		90		100	ns
t <sub>AVPV</sub>	Address Input Valid to Address Output Delay	(Note <sup>2</sup> )		48		55	ns
t <sub>WLMV</sub>	WR Valid to Port Output Valid Using Macrocell Register Preset/Clear	(Notes <sup>3,4</sup> )		90		100	ns

Note: 1. Any input used to select an internal PSD function.

2. In multiplexed mode, latched address cent rated from ADIO delay to address output on any port.

3. WR has the same timing as E, LDG, UDS, WRL, and WRH signals.

4. Assuming data is stable brion artive WRITE signal.

5. Assuming WRITE is active before data becomes valid.

6. TWHAX2 is the address hole time for DPLD inputs that are used to generate Sector Select signals for internal PSD memory.

#### Table 59. Flash Program, WRITE and Erase Times (5V devices)

Symbol	Parameter	Min.	Тур.	Max.	Unit
00	Flash Program		8.5		s
	Flash Bulk Erase <sup>1</sup> (pre-programmed)		3	30	s
-0/	Flash Bulk Erase (not pre-programmed)		10		S
t <sub>WHQV3</sub>	Sector Erase (pre-programmed)		1	30	s
twhQV2	Sector Erase (not pre-programmed)		2.2		s
twhQV1	Byte Program		14	1200	μs
	Program / Erase Cycles (per Sector)	100,000			cycles
twhwlo	Sector Erase Time-Out		100		μs
t <sub>Q7VQV</sub>	DQ7 Valid to Output (DQ7-DQ0) Valid (Data Polling) <sup>2</sup>			30	ns

Note: 1. Programmed to all zero before erase.

2. The polling status, DQ7, is valid t<sub>Q7VQV</sub> time units before the data byte, DQ0-DQ7, is valid for reading.



Table 60. Flash Program, WRITE and Erase Times (3V devices)

Symbol	Parameter	Min.	Тур.	Max.	Unit
	Flash Program		8.5		s
	Flash Bulk Erase <sup>1</sup> (pre-programmed)		3	30	s
	Flash Bulk Erase (not pre-programmed)		10		s
t <sub>WHQV3</sub>	Sector Erase (pre-programmed)		1	30	s
t <sub>WHQV2</sub>	Sector Erase (not pre-programmed)		2.2		s
t <sub>WHQV1</sub>	Byte Program		14	1200	μs
	Program / Erase Cycles (per Sector)	100,000			cycles
t <sub>WHWLO</sub>	Sector Erase Time-Out		100		μs
t <sub>Q7VQV</sub>	DQ7 Valid to Output (DQ7-DQ0) Valid (Data Polling) <sup>2</sup>			30	1/5

Note: 1. Programmed to all zero before erase.

## Table 61. EEPROM WRITE Times (5V devices)

Symbol	Parameter	Min	Tve	Max	Unit
t <sub>EEHWL</sub>	Write Protect After Power Up		5	700	ms
t <sub>BLC</sub>	EEPROM Byte Load Cycle Timing (Note 1)	0.2	240	120	μs
t <sub>WCB</sub>	EEPROM Byte Write Cycle Time	103	4	10	ms
twcp	EEPROM Page Write Cycle Time (Note <sup>2</sup> )	Cite	6	30	ms
	Program/Erase Cycles (Per Sector)	10,000			cycles

Note: 1. If the maximum time has elapsed between successive WrITE cycles to an EEPROM page, the transfer of this data to EEPROM cells will begin. Also, bytes cannot be written (leaded) to a page any faster than the indicated minimum type.

## Table 62. EEPROM WRITF Times ,3V devices)

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>EEHWL</sub>	™.rite Protect After Power Up		5		ms
t <sub>BLC</sub>	SEPROM Byte Load Cycle Timing (Note <sup>1</sup> )	0.2		120	μs
twce	EEPROM Byte Write Cycle Time		4	10	ms
, MC	EEPROM Page Write Cycle Time (Note <sup>2</sup> )		6	30	ms
	Program/Erase Cycles (Per Sector)	10,000			cycles

Note: 1. If the maximum time has elapsed between successive WRITE cycles to an EEPROM page, the transfer of this data to EEPROM cells will begin. Also, bytes cannot be written (loaded) to a page any faster than the indicated minimum type.

<sup>2.</sup> The polling status, DQ7, is valid tQ7VQV time units before the data byte, DQ0-DQ7, is valid for reading.

<sup>2.</sup> These specifications are for writing a paye to LEROM cells.

<sup>2.</sup> These specifications are for writing a page to EEPROM cells.

Figure 49. Peripheral I/O Read Timing




Table 63. Port A Peripheral Data Mode READ Timing (5V devices)

Symbol	Symbol Parameter		-6	90		2	<b>_</b> (-1	5	Turbo	Unit
Symbol	i arameter	Conditions	Min	Max	Min	Max	Min	Max	Off	Oilit
t <sub>AVQV-PA</sub>	Address Valid to Data Valid	(Note <sup>3</sup> )		40	.0.	45		45	+ 10	ns
t <sub>SLQV-PA</sub>	CSI Valid to Data Valid	_ /		35		40		45	+ 10	ns
t <sub>RLQV-PA</sub>	RD to Data Valid	(Notes <sup>1, 1</sup> )	G	32		35		40		ns
THLQV-PA	RD to Data Valid 8031 Mode		)	38		42		45		ns
t <sub>DVQV-PA</sub>	Data In to Data Out Valid			30		35		38		ns
t <sub>QXRH</sub> -PA	RD Data Hold Time		0		0		0			ns
t <sub>RLRH-PA</sub>	RD Pulse Width	(Note <sup>1</sup> )	32		35		38			ns
t <sub>RHQZ-PA</sub>	RD to Data High-Z	(Note 1)		25		28		30	·	ns

Table 64 Port A Peripheral Data Mode READ Timing (3V devices)

Symbol	Parameter	Conditions	-1	15	-2	20	Turbo	Unit
2/11/201	Farameter	Conditions	Min	Max	Min	Max	Off	Oilit
t <sub>AVQV-PA</sub>	Address Valid to Data Valid	(Note <sup>3</sup> )		55		60	+ 20	ns
tslqv-pa	CSI Valid to Data Valid			45		50	+ 20	ns
t <sub>RLQV-PA</sub>	RD to Data Valid	(Notes 1,4)		40		45		ns
ALQV-PA	RD to Data Valid 8031 Mode			45		50		ns
t <sub>DVQV-PA</sub>	Data In to Data Out Valid			60		65		ns
t <sub>QXRH-PA</sub>	RD Data Hold Time		0		0			ns
t <sub>RLRH-PA</sub>	RD Pulse Width	(Note 1)	36		46			ns
t <sub>RHQZ-PA</sub>	RD to Data High-Z	(Note 1)		40		45		ns



Figure 50. Peripheral I/O WRITE Timing




Table 65. Port A Peripheral Data Mode WRITE Timing (5V devices)

Symbol	Parameter	Conditions	-90		-1≥		-15		Unit
Syllibol	Falametei	Conditions	Min	Max	N.\n	Max	Min	Max	Oilit
t <sub>WLQV-PA</sub>	WR to Data Propagation Delay	(Note <sup>2</sup> )	-(	25		38		40	ns
t <sub>DVQV-PA</sub>	Data to Port A Data Propagation Delay	(Note <sup>5</sup> )	(5)	30	)//	35		38	ns
t <sub>WHQZ-PA</sub>	WR Invalid to Port A Tri-state	(Note <sup>?</sup> )	_X	25		30		33	ns

Note: 1. RD has the same timing as DS, LDS, UDS, and PSEN (in ch31 combined mode).

2. WR has the same timing as the E, LDS, UDS, WRL, aru Wh'l signals.

3. Any input used to select Port A Data Peripheral mode.

4. Data is already stable on Port A.

5. Data stable on ADIO pins to data on Port A.

## Table 66. Port A Peripheral Data Mode WRITE Timing (3V devices)

Symbol	Narameter	Conditions	-1	5	-2	Unit	
Syllibol	raialletei	Conditions	Min	Max	Min	Max	Oilit
t <sub>WLQV-PA</sub>	WFi to Data Propagation Delay	(Note 2)		45		55	ns
t <sub>DVQV-PA</sub>	Data to Port A Data Propagation Delay	(Note <sup>5</sup> )		40		45	ns
twi QZ-i A	WR Invalid to Port A Tri-state	(Note <sup>2</sup> )		33		35	ns

Note: 1.  $\overline{\text{RD}}$  has the same timing as  $\overline{\text{DS}}$ ,  $\overline{\text{LDS}}$ ,  $\overline{\text{UDS}}$ , and  $\overline{\text{PSEN}}$  (in 8031 combined mode) signals.

2. WR has the same timing as the E, LDS, UDS, WRL, and WRH signals.

3. Any input used to select Port A Data Peripheral mode.

4. Data is already stable on Port A.

5. Data stable on ADIO pins to data on Port A.

Figure 51. Reset (RESET) Timing




Table 67. Reset (RESET) Timing (5V devices)

Symbol	Parameter	Conditions	Min	Max Unit
t <sub>NLNH</sub>	RESET Active Low Time <sup>1</sup>		150	ns
t <sub>NLNH-PO</sub>	Power On Reset Active Low Time		1 0	ms
topr	RESET High to Operational Device		1.0.	120 ns

Note: 1. Reset (RESET) does not reset Flash memory Program or Erase cycles.

2. Warm reset aborts Flash memory Program or Erase cycles, and puts the device in RLA. Node.

## Table 68. Reset (RESET) Timing (3V devices)

Symbol	Parameter	C andi ions	Min	Max	Unit
t <sub>NLNH</sub>	RESET Active Low Time <sup>1</sup>	1, 7/8,	300		ns
t <sub>NLNH-PO</sub>	Power On Reset Active Low Time <sup>2</sup>	50	1		ms
topr	RESET High to Operational Device			300	ns

nanufac Jred Note: 1. Reset (RESET) does not reset Flash namury Program or Erase cycles.

2. t<sub>NLNH-PO</sub> is 10ms for devices manufactured before the rev.A.

Figure 52. ISC Timing




Table 69. ISC Timing (5V devices)

Symbol	Parameter	Conditions	-9	90	-1	12	-1	15	Unit
Symbol	raiametei	Conditions	Min	Max	Min	Max	Min	Max	Oilit
t <sub>ISCCF</sub>	Clock (TCK, PC1) Frequency (except for PLD)	(Note 1)		18		16		14	MHz
tiscch	Clock (TCK, PC1) High Time (Excep' for PLD)	(Note <sup>1</sup> )	26		29		31		ns
tisccl	Clock (TCK, PC1) Low Time (except for PLD)	(Note 1)	26		29		31		ns
tiscofp	Clock (TCK, oc1) Frequency (PLD only)	(Note 2)		2		2		2	MHz
tISCCHP	Clock (7 วิห์, PC1) High Time (PLD only)	(Note 2)	240		240		240		ns
tiscci p	೧!ಎುk (TCK, PC1) Low Time (PLD only)	(Note <sup>2</sup> )	240		240		240		ns
t <sub>ISC.7SI</sub>	ISC Port Set Up Time		8		10		10		ns
tiscph	ISC Port Hold Up Time		5		5		5		ns
tiscpco	ISC Port Clock to Output			23		24		25	ns
tiscpzv	ISC Port High-Impedance to Valid Output			23		24		25	ns
tiscpvz	ISC Port Valid Output to High-Impedance			23		24		25	ns

Note: 1. For non-PLD Programming, Erase or in ISC by-pass mode.

2. For Program or Erase PLD only.

Table 70. ISC Timing (3V devices)

Symbol	Parameter	Conditions	-15		-20		Unit
Syllibol		Conditions	Min	Max	Min	Max	Oill
t <sub>ISCCF</sub>	Clock (TCK, PC1) Frequency (except for PLD)	(Note 1)		10		9	MHz
t <sub>ISCCH</sub>	Clock (TCK, PC1) High Time (except for PLD)	(Note 1)	45		51		ns
tisccl	Clock (TCK, PC1) Low Time (except for PLD)	(Note 1)	45		51		ns
tisccfp	Clock (TCK, PC1) Frequency (PLD only)	(Note 2)		2		2	MHz
tISCCHP	Clock (TCK, PC1) High Time (PLD only)	(Note 2)	240		240		ns
tISCCLP	Clock (TCK, PC1) Low Time (PLD only)	(Note 2)	240		240		ns
tiscpsu	ISC Port Set Up Time		13		15		าะ
tiscph	ISC Port Hold Up Time		10		10	7/1/	ns
tiscpco	ISC Port Clock to Output			36	~ cC	+0	ns
t <sub>ISCPZV</sub>	ISC Port High-Impedance to Valid Output			36		40	ns
t <sub>ISCPVZ</sub>	ISC Port Valid Output to High-Impedance		10	ج.	AU	40	ns

Note: 1. For non-PLD Programming, Erase or in ISC by-pass mode.

2. For Program or Erase PLD only.

Table 71. Power-down Timing (5V devices)

Symbol	Parameter	Conditions	-6	90	-1	2	-1	15	Unit
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Ullit
t <sub>LVDV</sub>	ALE Access Time from Power-down	- UD-		90		120		150	ns
tclwh	Maximum Delay from APD Enable to Internal PLIN /aiid Signal	Using CLKIN (PD1)			15 * t	CLCL <sup>1</sup>			μs

Note: 1. t<sub>CLCL</sub> is the period of CLKIN (PD1).

## Table 72. Power cown Timing (3V devices)

Symbo' Parameter		Conditions	-15		-20		Unit
Sylinic	Parameter	Conditions	Min	Max	Min	Max	Oilit
t <sub>LVDV</sub>	ALE Access Time from Power-down			150		200	ns
tcLWH	Maximum Delay from APD Enable to Internal PDN Valid Signal	Using CLKIN (PD1)	15 * tcLcL <sup>1</sup>		μs		

Note: 1.  $t_{CLCL}$  is the period of CLKIN (PD1).

#### PACKAGE MECHANICAL


In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner

box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 53. PQFP52 - 52-pin Plastic, Quad, Flat Package Mechanical Drawing



Note: Drawing is not to scale.

47/

Table 73. PQFP52 - 52-pin Plastic, Quad, Flat Package Mechanical Dimensions

Symb.		mm			inches	
Syllib.	Тур.	Min.	Max.	Тур.	Min.	Max.
Α			2.35			0.093
A1			0.25			0.010
A2	2.00	1.80	2.10	0.079	0.077	0.083
b		0.22	0.38		0.009	0.015
С		0.11	0.23		0.004	0.009
D	13.20	13.15	13.25	0.520	0.518	0.522
D1	10.00	9.95	10.05	0.394	0.392	0.396
D2	7.80	-	ı	0.307	-	.70
Е	13.20	13.15	13.25	0.520	0.518	0722
E1	10.00	9.95	10.05	0.394	0.392	0.396
E2	7.80	-	_	0.307	07	1(9)
е	0.65	-	-	0.026	(8)	311
L	0.88	0.73	1.03	0.035	0.029	0.041
L1	1.60	-	-	0.063	200	
α		0°	7°	10-7	0°	7°
N		52		1010	52	1
Nd		13	16	0/0	13	
Ne		13	I has		13	
СР		7170	0.10			0.004
Opsolete psolete	Prod'	icile				

D D1 A2 A1 M1 D2/E2 D3/E3 b D2/E2 D3/E3 PLCC-B

Figure 54. PLCC52 - 52-lead Plastic Lead, Chip Carrier Package Mechanical Drawing

Note: Drawing is not to scale.

Table 74. PLCC52 - 52-lead Plastic Lead, Chip Carrier Fackage Mechanical Dimensions

Cumbal		mm			inches	
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.
А		4.19	4.57	2	0.165	0.180
A1		2.54	2.79		0.100	0.110
A2		*00, 1	0.91		-	0.036
В		0.33	0.53		0.013	0.021
B1	*6	0.66	0.81		0.026	0.032
С	100	0.246	0.261		0.0097	0.0103
D	0)20	19.94	20.19		0.785	0.795
<u> </u>		19.05	19.15		0.750	0.754
ົ່ນ2	O	17.53	18.54		0.690	0.730
E		19.94	20.19		0.785	0.795
E1		19.05	19.15		0.750	0.754
E2		17.53	18.54		0.690	0.730
е	1.27	-	-	0.050	-	_
R	0.89	-	-	0.035	-	_
N		52			52	
Nd		13			13	
Ne		13			13	





Figure 55. TQFP64 - 64-lead Thin Quad Flatpack, Package Outline

Table 75. TQFP64 - 64-lead Thin Quad Flatpack, Package Mechanical Data

Symb.		mm	1		inches	1
Cymb.	Тур.	Min.	Max.	Тур.	Min.	Max.
Α		1.42	1.54		0.056	0.061
A1	0.10	0.07	0.14	0.004	0.003	0.005
A2	1.40	1.36	1.44	0.055	0.054	0.057
α	3.5°	0.0°	7.0°	3.5°	0.0°	7.0°
b	0.35	0.33	0.38	0.014	0.013	0.015
С			0.17			0.006
D	16.00	15.90	16.10	0.630	0.626	0.634
D1	14.00	13.98	14.03	0.551	0.550	0.552
D2	12.00	11.95	12.05	0.472	0.470	0.174
E	16.00	15.90	16.10	0.630	0.626	0.634
E1	14.00	13.98	14.03	0.551	0.550	0.552
E2	12.00	11.95	12.05	0.472	0.470	0.474
е	0.80	0.75	0.85	0.031	0.030	0.033
L	0.60	0.45	0.75	J.0:_1	0.018	0.030
L1	1.00	0.94	1.06	0.039	0.037	0.042
CP	0.10			0.004		
N		64	16)	0/0	64	l
Nd		16	illans		16	
Ne		10	OF		16	
Obsolete psolete	Prod	iotis				

## **PART NUMBERING**

## **Table 76. Ordering Information Scheme**



T = Tape & Reel Packing

For other options, or for more information on any aspect of this device, please contact the ST Sales Office nearest you.



# **APPENDIX A. PQFP52 PIN ASSIGNMENTS**

Table 77. PQFP52 Connections (Figure 2)

Pin Number	Pin Assignments
1	PD2
2	PD1
3	PD0
4	PC7
5	PC6
6	PC5
7	PC4
8	V <sub>CC</sub>
9	GND
10	PC3
11	PC2
12	PC1
13	PC0
14	PA7
15	PA6
16	PA5
17	PA4
18	PA3
19	GND
20	PA2
21	PA1
22	PA0
23	AD0
24	AD1
25	AD2
26	AD3

Pin Number	Pin Assignments
27	AD4
28	AD5
29	AD6
30	AD7
31	V <sub>CC</sub>
32	AD8
33	AD9
34	AD10
35	4,71
36	AD12
37	AD13
38	AD14
39	AD15
40	CNTL0
41	RESET
42	CNTL2
43	CNTL1
44	PB7
45	PB6
46	GND
47	PB5
48	PB4
49	PB3
50	PB2
51	PB1
52	PB0

# **APPENDIX B. PLCC52 PIN ASSIGNMENTS**

Table 78. PLCC52 Connections (Figure 3)

Pin Number	Pin Assignments
1	GND
2	PB5
3	PB4
4	PB3
5	PB2
6	PB1
7	PB0
8	PD2
9	PD1
10	PD0
11	PC7
12	PC6
13	PC5
14	PC4
15	V <sub>CC</sub>
16	GND
17	PC3
18	PC2
19	P 01
20	PC0
21	PA7
22	PA6
23	PA5
24	PA4
25	PA3
26	GND

Pin Number	Pin Assignments
27	PA2
28	PA1
29	PA0
30	AD0
31	AD1
32	AD2
33	AD3
34	AD4
35	A D5
36	AD6
37	AD7
38	V <sub>CC</sub>
39	AD8
40	AD9
41	AD10
42	AD11
43	AD12
44	AD13
45	AD14
46	AD15
47	CNTL0
48	RESET
49	CNTL2
50	CNTL1
51	PB7
52	PB6

47/

# **APPENDIX C. TQFP64 PIN ASSIGNMENTS**

Table 79. TQFP64 Connections (Figure 4)

Pin Number	Pin Assignments
1	PD2
2	PD1
3	PD0
4	PC7
5	PC6
6	PC5
7	PC4
8	V <sub>CC</sub>
9	V <sub>CC</sub>
10	GND
11	GND
12	PC3
13	PC2
14	PC1
15	PC0
16	NC
17	NC
18	NC
19	c,17
20	PA6
21	PA5
22	PA4
23	PA3
24	GND
25	GND
26	PA2
27	PA1
28	PA0
29	AD0
30	AD1
31	N/D
32	AD2

Pin Number	Pin Assignments
33	AD3
34	AD4
35	AD5
36	AD6
37	AD7
38	V <sub>CC</sub>
39	V <sub>CC</sub>
40	AD8
41	479
42	AD10
43	AD11
44	AD12
/5	AD13
40	AD14
47	AD15
48	CNTL0
49	NC
50	RESET
51	CNTL2
52	CNTL1
53	PB7
54	PB6
55	GND
56	GND
57	PB5
58	PB4
59	PB3
60	PB2
61	PB1
62	PB0
63	NC
64	NC

#### **REVISION HISTORY**

**Table 80. Document Revision History** 

August-2000	Rev.	Description of Revision
	1.0	Document written in WSI format.
04-Jan-03	1.1	Front page, and back two pages, in ST format, added to the PDF file. References to Waferscale, WSI, EasyFLASH and PSDsoft 2000 updated to ST, ST, Flash+PSD and PSDsoft Express.
06-Dec-03	2.0	Document converted to ST format. Package references corrected (Figure 1).
03-Jun-04	3.0	Document reformatted for DMS; Ordering Information corrected (Table 76); added TQFP64 package (Figure 1, 55; Table 75)
04-Aug-04	4.0	Correct connection, assignment (Figure 4; Table 79)
02-Oct-2008	5	Part number changed to PSD813F1A.  Added ECOPACK text in cover page and in section PACKAGE MECHANICAL, pega 100.  Updated datasheet status to "not for new design".  Backup battery feature removed: updated Features Summary, Table 1 (bins PC2 and PC4), Block Diagram figure, Memory section, SRAM section, Port C – Functionally and Structure section. Removed SRAM standby mode in POWER MANAGEMENT. L'odated PC2 in Table 78. Removed VSTBY, ISTBY, VOH1, VDB, and IIDLE from Table 45 and Table 46. Removed VSTBYON timings tables.  Added 15ns speed in Table 76 Ordering information schools.  Updated disclaimer text.
		productions as a second

#### Please Read Carefully:

solete Productle Information in this document is provided solely in connection with ST products STN croelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwis  $\gamma$ , 'o  $\epsilon$  ny intellectual property rights is granted under this document. If any part of this document refers to any third party products or sen ic.'s I shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORT. IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCH, ANY A BILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICT(OF). OF INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS EXPRESSUA APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL NUURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPE CIFIE DIAS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

