

### GENERAL DESCRIPTION

The PT1302 is a compact, high efficiency, and low voltage step-up DC/DC converter with an Adaptive Current Mode PWM control loop. It comprises of an error amplifier, a ramp generator, a PWM comparator, a switch pass element and driver. It provides stable and high efficient operation over a wide range of load currents. It operates in stable wave forms without external compensation. It is suitable for 1~4 battery cells applications to provide up to 800mA output current. The 500KHz high switching rate reduces the size of external components. Besides, the 25  $\mu$ A low quiescent current together with high efficiency maintains long battery lifetime. The output voltage is set with two external resistors. Both internal 2A switch and 300mA driver for driving external power devices (NMOS or NPN) are provided.

### FEATURES

- Low Quiescent (Switch-off) Supply Current: 25 $\mu$ A
- High Supply Capability: Deliver 5V 800mA with lithium cell/ 3.3V 800mA with 2Alkaline Cell
- Zero Shutdown Mode Supply Current
- High efficiency: 92%
- Fixed switching frequency: 500KHz
- Options for internal or external power switches
- MSOP-8 and SOT-89-5 packages are available


### APPLICATION

- LCD Displays
- Handheld Computers and PDAs
- Portable instruments
- Wireless equipment
- Digital Still and Video Cameras


### ORDERING INFORMATION

PACKAGE	TEMPERATURE RANGE	ORDERING PART NUMBER	TRANSPORT MEDIA	MARKING
MSOP-8	-40 °C to 85 °C PT1	302EMSH	Tape and Reel 3000 units	PT1302 xxxxxX
SOT-89-5 -4	0 °C to 85 °C PT130	2E89E	Tape and Reel 1000 units	PT1302 xxxxxX


Note:



### TYPICAL APPLICATION CIRCUIT



### PIN ASSIGNMENT



### PIN DESCRIPTIONS

Pin No.		PIN NAMES	DESCRIPTION
MSOP-8	SOT-89-5		
1	5	GND	Ground
2		EXT	Output pin for driving external power switch
3	1	CE	Chip enable, PT1302 gets in to shutdown mode when CE pin is set to low
4		NC	Not Connected
5		NC	Not Connected
6	3	FB	Feedback input pin
7	2	VDD	Power Supply Pin
8	4	LX	Output of internal power switch

### ABSOLUTE MAXIMUM RATINGS (Note 1)

SYMBOL	ITEMS	VALUE	UNIT
$V_{DD}$	Supply Voltage	-0.3~7.0	V
$V_{LX}$	Pin Switch Voltage	-0.3~7.0	V
$V_{IO}$	Voltage on other I/O Pins	-0.3 to (VDD+0.3)	V
$I_{OUT}$	LX Pin Output Current	2.5 A	
$I_{EXT}$	EXT Pin Drive Current	300 mA	A
$P_{TR1}$	Package Thermal Resistance, MSOP-8 $\theta_{JA}$	190	°C/W
$P_{TR2}$	Package Thermal Resistance, SOT-89-5 $\theta_{JA}$	100	°C/W
$T_{STG}$	Storage Temperature	-65 to 150	°C
$T_{Solder}$	Lead temperature (Soldering)	260°C, 10s	

### RECOMMENDED OPERATING RANGE

SYMBOL	ITEMS	VALUE	UNIT
V <sub>DD</sub>	V <sub>DD</sub> Supply Voltage	+2.0 ~ +6.0	V
T <sub>OPT</sub>	Operating Temperature Range	-40 to +85	°C
	ESD Susceptibility (Note 2)	3	kV

**Note 1:** Absolute Maximum ratings are threshold limit values that must not be exceeded even for an instant under any conditions. Moreover, such values for any two items must not be reached simultaneously. Operation above these absolute maximum ratings may cause degradation or permanent damage to the device. These are stress ratings only and do not necessarily imply functional operation below these limits. Recommended Operating Range indicates conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Range. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

**Note 2:** Human body model, 100pF discharged through a 1.5kΩ resistor.

### ELECTRICAL CHARACTERISTICS (V<sub>DD</sub>=3.3V) (Note 3, 4)

The following specifications apply for V<sub>IN</sub>=3.6V, I<sub>Load</sub>=0 and T<sub>A</sub>=25 °C, unless otherwise specified.

SYMBOL	ITEMS	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>ST</sub> Start-UP	Voltage	I <sub>Load</sub> = 1.5mA	1.5		--	V
V <sub>DD</sub> Ope	rating VDD Range	V <sub>DD</sub> pin voltage	2 -- 6			V
I <sub>OFF</sub>	Shutdown Current I(V <sub>DD</sub> )	CE Pin= 0V, V <sub>IN</sub> = 4.5V	--	0.01	1	μA
I <sub>SWITCH OFF</sub>	Switch-off Current I(V <sub>DD</sub> ) V	I <sub>IN</sub> = 6V	--	25	50	μA
I <sub>SWITCH</sub>	Continuous Switching Current	V <sub>IN</sub> =V <sub>CE</sub> =3.3V, V <sub>FB</sub> = GND	0.4 0.	55 0.	7 m	A
I <sub>NO LOAD</sub>	No Load Current I(V <sub>DD</sub> ) V	I <sub>IN</sub> = 1.5V, V <sub>OUT</sub> = 3.3V	--	75	--	μA
V <sub>FB</sub>	Feedback Reference Voltage	Closed Loop	1.225	1.25	1.275	V
F <sub>S</sub>	Switching Frequency		425 50	0 57	5	kHz
D <sub>MAX</sub> M	aximum Duty		85	94	--	%
	LX ON Resistance to V <sub>DD</sub>		--	0.1	0.3	Ω
I <sub>LIMIT</sub>	Current Limit Setting		--	2	--	A
	EXT ON Resistance to V <sub>DD</sub>		1.	5		Ω
	EXT ON Resistance to GND		1.	0		Ω
ΔV <sub>LINE</sub>	Line Regulation	V <sub>IN</sub> = 1.5 ~ 2.8 V, I <sub>Load</sub> = 1.5mA	-- 1.	5		mV/V
ΔV <sub>LOAD</sub>	Load Regulation	V <sub>IN</sub> = 2.5V, I <sub>Load</sub> = 1.5 ~ 1200mA	-- 0.	1	--	mV/ mA


### ELECTRICAL CHARACTERISTICS (VDD=3.3V) (Note 3, 4) (Continued)

SYMBOL	ITEMS	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	CE Pin Trip Level		0.4	0.8	1.2	V
TS	Temperature Stability for VOUT	--		125	--	ppm/ °C
ΔTSD	Thermal Shutdown Hysteresis		--	10	--	°C

**Note 3:** Typical parameters are measured at 25°C and represent the parametric norm.

**Note 4:** Datasheet specifications with min/max limits are guaranteed by design, test, or statistical analysis.




### SIMPLIFIED BLOCK DIAGRAM




### OPERATION DESCRIPTION

The PT1302 structure is a step-up DC/DC converter. When connected according to Typical Application Circuit, a boost voltage regulator is formed, which produces a required output DC voltage higher than the input voltage. The output voltage is regulated by controlling the Q1 on time  $t_{on}$  in a negative-feedback loop. If DC load current increases, the on time is automatically increased to deliver the greater required energy to the load. If  $V_{in}$  decreases, and if  $t_{on}$  were not changed, the peak current and hence also the energy stored in L1 would decrease and the DC output voltage would decrease. But the negative-feedback loop senses a slightly decreased output voltage and increases  $t_{on}$  to maintain output voltage constant.


### TYPICAL PERFORMANCE CHARACTERISTICS




### V<sub>out</sub> vs. Temperature




### Load Regulation




### Load Regulation




LX & Output Ripple(MSOP8)




LX & Output Ripple(SOT89-5)




LX & Output Ripple(MSOP8)




LX & Output Ripple(SOT89-5)




LX & Output Ripple(MSOP8)




LX & Output Ripple(SOT89-5)




LX & Output Ripple(MSOP8)




LX & Output Ripple(SOT89-5)




Transient




Transient



Transient



Transient



## APPLICATION INFORMATION

### 1) OUTPUT VOLTAGE SETTING

Referring to Typical Application Circuit, the output voltage of switching regulator ( $V_{out}$ ) is set with following equation:

$$V_{out} = (1 + R1/R2) * V_{fb}$$

### 2) FEEDBACK LOOP DESIGN

Referring to Typical Application Circuit again, the selection of  $R1$  and  $R2$  is a trade-off between quiescent current consumption and interference immunity besides abiding by the above equation.

- Higher  $R$  reduces quiescent current ( $I = 1.25V/R2$ )
- Lower  $R$  gives better interference immunity, and is less sensitive to interference, layout parasitic, FB node leakage, and improper probing to FB pin.

Hence for applications without standby or suspend modes lower  $R1$  and  $R2$  values are preferred, while for applications concerning the current consumption in standby or suspend modes, higher values of  $R1$  and  $R2$  are needed. Such high impedance feedback loop is sensitive to any interference, which requires careful PCB layout and avoid any interference, especially to FB pin.

To improve the system stability, a proper value capacitor between FB pin and  $V_{out}$  is suggested. An empirical suggestion is around 10pF for  $M\Omega$  feedback resistors and 10nF ~ 0.1uF for lower  $R$

values.

### 3) PCB Layout Guide


PCB Layout shall follow these guidelines for better system stability:

- A full GND plane without any gap break.
- VDD to GND bypass Cap – The 1  $\mu$ F MLCC noise bypass Cap between VDD pin (pin 7 for MSOP-8 or pin 2 for SOT-89-5) and GND pin (pin 1 for MSOP-8 or pin 5 for SOT-89-5) shall have short and wide connections.
- $V_{in}$  to GND bypass Cap – Add a Cap close to the inductor when  $V_{in}$  is not an ideal voltage source.
- Minimize the FB node copper area and keep it far away from noise sources.
- Minimize the parasitic capacitance connected to LX and EXT nodes to reduce the switch loss.



### PACKAGE INFORMATION


#### MSOP-8 Package



SYMBOL	MILLIMETERS		INCHS	
	MIN	MAX	MIN	MAX
A 0.	820	1.100	0.032	0.043
A1 0.	020	0.150	0.001	0.006
A2 0.	750	0.950	0.030	0.037
b 0.	250	0.380	0.010	0.015
c 0.	090	0.230	0.004	0.009
D 2.	900	3.100	0.114	0.122
e 0	.650(BSC)		0.026(BSC)	
E 2.	900	3.100	0.114	0.122
E1 4.	750	5.050	0.187	0.199
L 0.	400	0.800	0.016	0.031
θ 0°		6°	0°	6°

PACKAGE INFORMATION

SOT-89-5 Package



SYMBOL	MILLIMETERS		INCHS	
	MIN	MAX	MIN	MAX
A	1.400	1.600	0.055	0.063
b	0.460	0.520	0.014	0.020
B	2.400	2.600	0.094	0.102
b1	0.406	0.533	0.016	0.021
C		4.250		0.167
C1	0.800		0.031	
D	4.400	4.600	0.173	0.181
D1		1.700		0.067
e	1.400	1.600	0.055	0.063
H	0.380	0.430	0.014	0.017