

PT 1482-01 (PSAT)

Programmable Synchronous & Asynchronous Transmitter

FEATURES

- SYNCHRONOUS, ASYNCHRONOUS OR ISOCRONOUS OPERATION
- DC TO 640K BITS/SEC, 1X CLOCK PT1482-01
- DC TO 100K BITS/SEC, 1X CLOCK PT1482
- PROGRAMMABLE MATCH (FILL) CHARACTER
- SELECTABLE 5,6,7, OR 8 BIT PER CHARACTER
- EVEN/ODD PARITY GENERATOR. PARITY INHIBIT
- PROGRAMMABLE CLOCK RATE 1X, 16X, 32X, OR 64X.
- AUTOMATIC START & STOP BIT GENERATION IN ASYNCHRONOUS & ISOCRONOUS MODES
- PROGRAMMABLE 1 AND 2 STOP BITS, (1 1/2 IN 5 LEVEL MODE)
- AUTOMATIC CHARACTER STATUS AND DELIMITING SIGNAL GENERATION
- THREE STATE OUTPUTS — BUS STRUCTURE COMPATIBILITY
- DOUBLE BUFFERED
- TTL AND DTL COMPATIBLE — INTERNAL ACTIVE PULL UP
- COMPATIBLE RECEIVER, PR1472.



GENERAL DESCRIPTION

The Western Digital PT1482 (PSAT) is a programmable transmitter that interfaces variable length parallel data to a serial data channel. The transmitter converts parallel characters into a serial data stream with a format compatible with all standard Synchronous, Asynchronous or Isosynchronous data communications media.

Contiguous serial characters are transmitted in the Synchronous Mode with the automatic insertion of a programmable Fill (Idle) Character during the absence of parallel input data. Programming the Asynchronous Mode selects serial transmission with automatic insertion of Start and Stop Bits. Isosynchronous mode selects transmission with automatic fill character insertion during the absence of parallel input data. Four internal registers and a multiplexer, in conjunction with Three-State Output Lines, provide full system versatility.

The PSAT is a TTL compatible device. The use of internal active pull-up devices and push-pull output drivers, provides direct compatibility with all forms of current sinking logic. Western Digital also offers a compatible Receiver, PR1472.

AUGUST, 1980



PT1482 BLOCK DIAGRAM

PIN NUMBER	I/O NAME	SYMBOL	FUNCTION																
1	V _{SS} POWER SUPPLY	V _{SS}	+ 5 Volt Supply																
2	EVEN PARITY ENABLE	EPE	A low-level input voltage, V _{IL} , applied to CD (pin 22) enables the EPE and PI Inputs.																
3	PARITY INHIBIT	PI	<p>The Even Parity Enable Input and the Parity Inhibit Input to the Control Register, in conjunction with the Control Register Load and Chip Disable, select even, odd or no parity to be generated by the Transmitter. A high-level input voltage, V_{IH}, applied to EPE selects even parity and a low-level input voltage, V_{IL}, selects odd parity if a low-level input voltage is applied to Parity Inhibit and Chip Disable.</p> <table><tr><th>PI</th><th>EPE</th><th>SELECTED PARITY</th><th>COMMENTS</th></tr><tr><td>V_{IL}</td><td>V_{IL}</td><td>ODD</td><td>CD = V_{IL}</td></tr><tr><td>V_{IL}</td><td>V_{IH}</td><td>EVEN</td><td>CD = V_{IL}</td></tr><tr><td>V_{IH}</td><td>X</td><td>NONE</td><td>CD = V_{IL}</td></tr></table> <p>NOTE: IF CD = V_{IH}, NO PROGRAMMING IS PERFORMED SINCE INPUTS ARE DISABLED.</p> <p>X — either V_{IL} or V_{IH}. When programmed, the appropriate parity is generated following, and is contiguous with, the last data bit of a character, immediately preceding the stop element of asynchronous and isochronous characters.</p> <p>A high-level input voltage, V_{IH}, applied to CD disables EPE, PI, and CRL.</p>	PI	EPE	SELECTED PARITY	COMMENTS	V _{IL}	V _{IL}	ODD	CD = V _{IL}	V _{IL}	V _{IH}	EVEN	CD = V _{IL}	V _{IH}	X	NONE	CD = V _{IL}
PI	EPE	SELECTED PARITY	COMMENTS																
V _{IL}	V _{IL}	ODD	CD = V _{IL}																
V _{IL}	V _{IH}	EVEN	CD = V _{IL}																
V _{IH}	X	NONE	CD = V _{IL}																
4	CONTROL REGISTER LOAD	CRL	<p>A low-level input voltage, V_{IL}, applied to CD (pin 22) enables the CRL input.</p> <p>A low-level input voltage, V_{IL}, applied to this line enables DC Latches of the Control Register and loads it with Control Bits (EPE, PI, CS₁, CS₂, MS₁, MS₂, WLS₁, WLS₂). A high-level input voltage, V_{IH}, applied to this line disables the Control Register. This line may be strobed or hard-wired to a low-level input voltage, V_{IL}. A high-level input voltage, V_{IH}, applied to CD, disables CRL.</p>																
5	TRANSMITTER REGISTER CLOCK	TRC	This is a fifty (50) percent duty cycle clock. The positive going edge of this Clock shifts data out of the Transmitter Register at a rate determined by the Control Bits CS ₁ and CS ₂ , and provides the basic time reference for all device functions.																
6-7	CLOCK RATE SELECT	CS ₁ -CS ₂	<p>A low-level input voltage, V_{IL}, applied to CD enables the CS₁ and CS₂ inputs. These two lines select the internal clock rate divider ratio to produce the transmitter bit rate defined by the Truth Table below:</p> <table><tr><th>CS₂</th><th>CS₁</th><th>SELECTED CLOCK INPUT RATE</th></tr><tr><td>V_{IL}</td><td>V_{IL}</td><td>1X BIT RATE</td></tr><tr><td>V_{IL}</td><td>V_{IH}</td><td>16X BIT RATE</td></tr><tr><td>V_{IH}</td><td>V_{IL}</td><td>32X BIT RATE</td></tr><tr><td>V_{IH}</td><td>V_{IH}</td><td>64X BIT RATE</td></tr></table>	CS ₂	CS ₁	SELECTED CLOCK INPUT RATE	V _{IL}	V _{IL}	1X BIT RATE	V _{IL}	V _{IH}	16X BIT RATE	V _{IH}	V _{IL}	32X BIT RATE	V _{IH}	V _{IH}	64X BIT RATE	
CS ₂	CS ₁	SELECTED CLOCK INPUT RATE																	
V _{IL}	V _{IL}	1X BIT RATE																	
V _{IL}	V _{IH}	16X BIT RATE																	
V _{IH}	V _{IL}	32X BIT RATE																	
V _{IH}	V _{IH}	64X BIT RATE																	

PIN NUMBER	I/O NAME	SYMBOL	FUNCTION
8-9	MODE SELECT	MS ₁ -MS ₂	<p>A high-level input voltage, V_{IH}, applied to CD disables CS₁ and CS₂.</p> <p>These lines may be strobed or hard-wired to the appropriate input voltage.</p> <p>A low-level input voltage, V_{IL}, applied to CD (pin 22) enables the MS₁ and MS₂ inputs. These lines select the transmitter operating mode.</p> <p>MS₂ MS₁ MODE</p> <p>V_{IL} V_{IL} ASYNCHRONOUS — ONE STOP BIT</p> <p>V_{IL}* V_{IH}* ASYNCHRONOUS — TWO STOP BITS</p> <p>V_{IH} V_{IL} SYNCHRONOUS</p> <p>V_{IH} V_{IH} ISOCHRONOUS</p> <p>*Selects 1.5 stop bits for 5-level codes.</p>
10	DATA NOT AVAILABLE RESET	DAR	<p>A high-level input voltage, V_{IH}, applied to CD disables MS₁ and MS₂.</p> <p>A low-level input voltage, V_{IL}, applied to CD (pin 22) enables the DAR input. A low-level input voltage, V_{IL}, applied to this line resets the Data Not Available Flag. A high-level Input, V_{IH}, applied to CD disables DAR. This input is not used during asynchronous operation.</p>
11	TRANSMITTER CLOCK OUTPUT	TCO	<p>This output is a clock at the transmitted bit rate. The negative going edge of this clock corresponds to the center of each transmitted data bit. The positive going edge corresponds to the start of each data bit transmission. All waveforms in this specification are referenced to TCO.</p>
12	DATA NOT AVAILABLE FLAG	DA	<p>A low-level input voltage, V_{IL}, applied to CD (pin 22) enables the DA input. A high-level output voltage, V_{OH}, on this line indicates that a Fill-Character has been transmitted, since a character was not loaded into the Transmitter Holding Register by the center of the last bit of a Synchronous Character or the center of the Stop Element of an Isochronous character. A high-level input voltage, V_{IH}, applied to CD disables DA. This input is not used during asynchronous operation.</p>
13	DATA DELIMIT/ END OF CHARACTER	DD/EOC	<p>During asynchronous operation, a high-level output voltage, V_{OH}, indicates data is being transmitted. A low-level output voltage, V_{OL}, indicates that a Start or Stop Element is being transmitted.</p> <p>A low-level output voltage during synchronous operation indicates that the last bit of a character is being transmitted.</p>

PIN NUMBER	I/O NAME	SYMBOL	FUNCTION
14	TRANSMITTER HOLDING REGISTER EMPTY	THRE	A low-level input voltage applied to CD (pin 22) enables the THRE input. A high-level output voltage, V_{OH} , on this line indicates the Transmitter Holding Register is empty and has transferred its contents to the Transmitter Register and may be loaded with a new character. This line goes to a low-level output voltage, V_{OL} , when THRL goes to a low-level input voltage, V_{IL} . A high-level input voltage, V_{IH} , applied to CD disables THRE.
15	TRANSMITTER REGISTER OUTPUT	TRO	The contents of the Transmitter Holding Register are serially shifted out as an NRZ waveform on this line provided that a character was loaded into the Transmitter Holding Register prior to DA Flag (in Synchronous or Isochronous Modes). If a character was not loaded prior to a DA Flag, the contents of the Fill-Character Register are transmitted as the next character.
16	V_{GG} POWER SUPPLY	V_{GG}	– 12 Volts Supply.
17	CLEAR-TO-SEND	CTS	The Clear-To-Send Control initiates or disables transmission as a function of the state of this line. A high-level input voltage, V_{IH} , initiates serial data transmission provided a character has been loaded into the Transmitter Holding Register. A low-level input voltage, V_{IL} , applied to this line during transmission allows completion of that character only, after which the output will continue to mark until a high-level input voltage is applied.
18	MASTER RESET	MR	The rising edge of a high-level input voltage, V_{IH} , applied to this line resets timing and control logic to an idle state, sets THRE, the contents of the Fill-Character Holding Register, and TRO to a high-level output voltage, V_{OH} .
19	TRANSMITTER HOLDING REGISTER LOAD	THRL	A low-level input voltage, V_{IL} , applied to CD (pin 22) enables the THRL input. A low-level input voltage, V_{IL} , applied to this line enables DC Latches of the Transmitter Holding Register and loads it with the Transmitter Holding Register data and forces THRE to a low-level output voltage, V_{OL} . A high-level input voltage, V_{IH} , applied to this line disables the Transmitter Holding Register. A high-level input voltage, V_{IH} , applied to CD disables THRL.
20	FILL-CHARACTER HOLDING REGISTER LOAD	FHRL	A low-level input voltage, V_{IL} , applied to CD (pin 22) enables the FHRL input. A low-level input voltage, V_{IL} , applied to this line enables DC Latches of the Fill-Character Holding Register and loads it with the Fill-Character Register data FR_1 - FR_8 . A high-level input voltage, V_{IH} , applied to this line disables the FHRL Register. This line may be strobed or hard-wired to a low-

PIN NUMBER	I/O NAME	SYMBOL	FUNCTION
21	V _{DD} POWER SUPPLY	V _{DD}	level input voltage, V _{IL} . This input is not used during asynchronous operation.
22	CHIP DISABLE	CD	A high-level input voltage, V _{IH} , applied to CD disables FHRL. Ground.
23, 25 27, 29 31, 33 35, 37	FILL-CHARACTER HOLDING REGISTER DATA INPUTS	FR ₁ -FR ₈	This line controls the disconnect associated with busable inputs and Three-State outputs. A high-level input voltage, V _{IH} , applied to this line removes drive from push-pull outputs causing them to float. Drivers of disabled inputs are required to sink or source current. The I/O Lines controlled by Chip Disable are defined below: <div> <div>INPUT LINES</div> <div>TRI-STATE OUTPUT LINES</div> <div> <div>CRL</div> <div>THRL</div> <div>EPE</div> <div>FR₁-FR₈</div> <div>PI</div> <div>FR₁-FR₈</div> <div>CS₁-CS₂</div> <div>TR₁-TR₈</div> <div>MS₁-MS₂</div> <div>WLS₁, WLS₂</div> <div>DAR</div> </div> <div> <div>DA</div> <div>THRE</div> </div> </div>
24, 26 28, 30 32, 34 36, 38	TRANSMITTER HOLDING REGISTER DATA INPUTS	TR ₁ -TR ₈	A low-level input voltage, V _{IL} , applied to CD (pin 22) enables the inputs of the Fill-Character Holding Register and associated Load Strobe, FHRL. Parallel 8-bit characters are input into the Fill-Character Holding Register with the FHRL Strobe (pin 20). If a character of less than 8 bits has been selected (by WLS ₁ and WLS ₂) only the least significant bits are accepted. These lines may be strobed or hard-wired to the appropriate input voltage. These inputs are not used during asynchronous operation. During Synchronous or Isochronous transmission, the Fill-Character is transmitted if a character was not loaded into the Transmitter Holding Register prior to a DA Flag; i.e., the Transmitter Holding Register did not contain a character at the center of the last bit being transmitted from the Transmitter Register. A high-level input voltage, V _{IH} , will cause a high-level output voltage, V _{OH} , to be transmitted, Least Significant Bit (FR ₁) to Most Significant Bit (FR _n) order. A high-level input voltage, V _{IH} , applied to CD disables FR ₁ -FR ₈ . A low-level input voltage, V _{IL} , applied to CD (pin 22) enables the inputs to the Transmitter Holding Register and associated Load Strobe, THRL. If a character of less than 8 bits has been selected (by WLS ₁ and WLS ₂), only the least significant bits are accepted. A high-level input

PIN NUMBER	I/O NAME	SYMBOL	FUNCTION															
39-40	WORD LENGTH	WLS ₁ -WLS ₂	<p>voltage, V_{IH}, will cause a high-level output voltage to be transmitted, Least Significant Bit (TR_L) to Most Significant Bit (TR_H) order. A high-level input voltage, V_{IH}, applied to CD disables TR₁-TR₈.</p> <p>A low-level input voltage, V_{IL}, applied to CD (pin 22) enables the inputs of the Control Register and Load, CRL. Parallel 8-bit characters are input into the Control Register with the CRL Strobe (pin 4), WLS₁ and WLS₂ select the transmitted character length from five (5) to eight (8) bits defined by the Truth Table below:</p> <table><tr><th>WLS₂</th><th>WLS₁</th><th>SELECTED WORD LENGTH</th></tr><tr><td>V_{IL}</td><td>V_{IL}</td><td>5 BITS</td></tr><tr><td>V_{IL}</td><td>V_{IH}</td><td>6 BITS</td></tr><tr><td>V_{IH}</td><td>V_{IL}</td><td>7 BITS</td></tr><tr><td>V_{IH}</td><td>V_{IH}</td><td>8 BITS</td></tr></table> <p>A high-level input voltage, V_{IH}, applied to CD disables WLS₁ and WLS₂, forcing them to float.</p>	WLS ₂	WLS ₁	SELECTED WORD LENGTH	V _{IL}	V _{IL}	5 BITS	V _{IL}	V _{IH}	6 BITS	V _{IH}	V _{IL}	7 BITS	V _{IH}	V _{IH}	8 BITS
WLS ₂	WLS ₁	SELECTED WORD LENGTH																
V _{IL}	V _{IL}	5 BITS																
V _{IL}	V _{IH}	6 BITS																
V _{IH}	V _{IL}	7 BITS																
V _{IH}	V _{IH}	8 BITS																

ORGANIZATION

PT1482 block diagram is illustrated on page 1.

Control Register — Programming of the PSAT is accomplished by loading the 8 Bit Control Register. Mode selection, clock divisor, word length, and parity are selected when the Control Register Load signal is activated.

Transmitter Register — The Transmitter Register is used to store the outgoing data stream. The contents of this register are derived from either the Transmitter Holding Register or the Fill (Match) Character Holding Register with the Control and Timing Logic automatically adding the required start and stop bits during Asynchronous and Isochronous Modes.

Transmitter Holding Register — The Transmitter Holding Register, a buffer register, is used to store the parallel character to be serially transmitted.

Fill Character Holding Register — The Fill Character Holding Register is used to store the Fill (Match) Character which is transmitted during the absence of characters in the Transmitter Holding Register.

Timing and Control — The Timing and Control Logic generates the required control signals to transmit Data and Fill Characters. Character transmission status signals are also derived from this logic.

SYNCHRONOUS MODE OPERATION

Synchronous transmission requires that characters

(programmably variable from 5 to 8 data bits plus parity) are contiguous with no start or stop bits. Since the requirement that characters are contiguous does not imply that the system servicing the transmitter always has ample time to load the Transmitter Holding Register, it is necessary that a character be transmitted when data has not been loaded into the Transmitter Holding Register. This character is defined as the Fill or Idle Character and a separate register has been provided to load this character upon initialization. The Fill-Character Holding Register is loaded by strobing the Fill-Character Holding Register Load (FHRL) line or hard-wiring it to a low-level input voltage.

Referring the Block Diagram of the Transmitter, it can be seen that the Chip Disable (CD) enables or disconnects various inputs and outputs of the P/SAT. The inputs to the Control Register, Transmitter Holding Register, Fill-Character Holding Register and their respective load strobes, CRL, THRL, and FHRL are under CD control. In addition, the Transmitter Holding Register Empty (THRE) Flag, Data Not Available (DA) Flag, and the Data Not Available Reset (DAR) are also controlled by CD. It is necessary that CD enable these lines to allow strobing information into these registers and to allow examination of these output flags. The P/SAT will enter a defined "idle" state when the Master Reset (MR) is strobed to a high-level input voltage. In this state, all timing and control logic are reset, the Transmitter Register Output continues to mark, the Transmitter Holding Register Flag is set to a high-level output voltage, the Data Delimit/End of Character (DD/EOC) Flag

is set to a low-level output voltage, and the contents of the Fill-Character Holding Register are forced to a high-level output voltage.


When the P/SAT is enabled by CD, loading the Control Register by strobing the Control Register Load (CRL) line to a low-level input voltage, defines the mode of operation, character length, selected parity if required, and the clock rate selection. Table 1 illustrates all the programmable synchronous character formats.

To initialize transmission the CTS signal must be set to a high state and the transmitter holding register must be loaded with a character to be transmitted. The transmitter will remain in an idle state until this is accomplished.

The character transferred into the Transmitter Register (from the Transmitter Holding Register or the Fill-Character Holding Register) is determined at the center of the last bit of the character being transmitted. If, at this time, no character has been loaded into the Transmitter Holding Register, the Fill-Character is loaded into the Transmitter Register at the end of the bit being transmitted

Table 1. SYNC MODE CONTROL DEFINITION

CONTROL WORD						CHARACTER FORMAT	
M	M	L	L	E			
S	S	S	S	P	P	DATA BITS	ADDED PARITY BIT
2	1	2	1	1	E		
1	0	0	0	0	0	5	ODD
1	0	0	0	0	1	5	EVEN
1	0	0	0	1	X	5	NONE
1	0	0	1	0	0	6	ODD
1	0	0	1	0	1	6	EVEN
1	0	0	1	1	X	6	NONE
1	0	1	0	0	0	7	ODD
1	0	1	0	0	1	7	EVEN
1	0	1	0	1	X	7	NONE
1	0	1	1	0	0	8	ODD
1	0	1	1	0	1	8	EVEN
1	0	1	1	1	X	8	NONE
↑ Sets to SYNC Mode							



SYNCHRONOUS TIMING EXAMPLE



and a Data Not Available ($\overline{\text{DA}}$) Flag is set to a high-level output voltage. This Fill-Character will be repeatedly transmitted until a character is loaded into the Transmitter Holding Register, at which time, the Data Not Available Flag is reset, the Fill-Character will be completed and the newly loaded synchronous character will follow contiguously.

A high-level output voltage, on the THRE Flag indicates that the Transmitter Holding Register is empty and may be loaded with a character. Data on the inputs of the Transmitter Holding Register is loaded when the Transmitter Holding Register Load (THRL) line is strobed to a low-level input voltage, forcing the THRE Flag to a low-level output voltage. This data must be stable prior to THRL going to a high-level input voltage since this register is a set of DC latches which are enabled by THRL.

If the Clear-To-Send (CTS) line is at a low-level input voltage, or if the Transmitter Register is in the process of transmitting a character, the character in the Transmitter Holding Register will not be transferred down to the Transmitter Register and the THRE Flag will remain at a low-level output voltage. Raising the CTS line to a high-level input voltage or completion of transmission of a character from the Transmitter Register causes the automatic transfer of the character in the Transmitter Holding Register to the Transmitter Register which forces the THRE Flag to be set to high-level output voltage. The selected parity is added to the data during the transfer to the Transmitter Register and serial transmission is initiated as an NRZ waveform. A low-level input voltage applied to CTS during transmission allows completion of that character only, after which the device enters the idle state and the output will continue to mark until a high-level input voltage is applied.

The Data Delimit/End of Character Flag has been provided to indicate the transmission of serial data on the Transmitter Register Output. The Data Delimit/End of Character Flag is defined as a low-level output voltage during transmission of the last bit of a synchronous character and when the P/SAT is in the "idle" state.

ASYNCHRONOUS MODE OPERATION

An asynchronous character consisting of a start bit, followed by data (programmably variable from 5 to 8 data bits), parity (if so programmed), and a stop "element" is serially transmitted, in that order, as an NRZ waveform by the P/SAT. The stop interval is referred to as an "element" since its minimum length is under program control and may be 1 or 2 bits in length. When programmed for 2 stop bits, a 5-level (bit) code will be transmitted with 1.5 stop bits.

Referring to the Block Diagram of the Transmitter, it can be seen that the Chip Disable enables or

disconnects various inputs and outputs of the P/SAT. The inputs to the Control Register, Transmitter Holding Register, Fill-Character Holding Register and their respective load strobes, $\overline{\text{CRL}}$, THRL and FHRL are under CD control. In addition, the Transmitter Holding Register Empty Flag (THRE), the Data Not Available Flag ($\overline{\text{DA}}$), and the Data Not Available Reset ($\overline{\text{DAR}}$) are also controlled by CD. It is necessary that CD enable these lines to allow strobing information into these registers and to allow examination of these output flags. It should be noted that the Fill-Character Holding Register and its associated load strobe, FHRL, the Data Not Available Flag and its associated reset, $\overline{\text{DAR}}$, play no role in asynchronous communications and are only mentioned here for completeness.

The P/SAT will enter a defined "idle" state when the Master Reset (MR) line is strobed to a high-level input voltage. In this state, all timing and control logic are reset, the Transmitter Register Output continues to mark, the Transmitter Holding Register Empty Flag is set to a high-level output voltage, V_{OH} , and the Data Delimit/End of Character (DD/EOC) Flag is reset to a low-level output voltage.

When the transmitter is enabled by CD, loading the Control Register by strobing the Control Register Load ($\overline{\text{CRL}}$) line to a low-level input voltage, V_{IL} , defines the mode of operation, character length, selected parity if required and the clock rate selection. Table 2 illustrates all the programmable asynchronous formats.

Continuous transmission, transmission of characters with the minimum number of stop bits programmed, is accomplished by loading the Transmitter Holding Register within a character time of when its "Empty Flag" becomes a high-level output voltage. A high-level output voltage, V_{OH} , on the Transmitter Holding Register Empty (THRE) Flag indicates that the Transmitter Holding Register is empty and may be loaded with a character. Data on the inputs of the Transmitter Holding Register is loaded when the Transmitter Holding Register Load (THRL) line is strobed to a low-level input voltage, V_{IL} , forcing the THRE Flag to a low-level output voltage, V_{OL} . This data must be stable prior to THRL going to a high-level input voltage since this register is a set of DC latches which are enabled by THRL. If the Clear-To-Send (CTS) line is at a low-level input voltage or if the Transmitter Register is in the process of transmitting a character, the character in the Transmitter Holding Register will not be transferred down to the Transmitter Register and the THRE Flag will remain at a low-level output voltage. Raising the CTS line to a high-level input voltage or completion of transmission of a character from the Transmitter Register causes the automatic transfer of the character in the Transmitter Holding Register to the Transmitter Register and the THRE flag will be set to a high-level output voltage.

The start bit, selected parity and stop bit(s), determined by the Control Register programming, are added to the data during the transfer to the Transmitter Register and serial transmission is initiated as an NRZ waveform.

A low-level input voltage, applied to CTS during transmission, allows completion of that character only, after which the output will continue to mark until a high-level input voltage is applied.

The Data Delimit/End of Character Flag has been provided to indicate the transmission of serial data on the Transmitter Register Output. Data Delimit is a low-level output voltage during start and stop bits and is a high-level output voltage during transmission of data and parity. Neither TRO, CTS nor DD/EOC is under control of Chip Disable.

ISOCRONOUS MODE OPERATION


In the Isochronous Mode of operation all (Synchronous Mode) definitions apply with the exception of those for the Data Delimit/End of Character (DD/EOC) Flag and the Data Not Available Flag (DA).

This is the case since Isochronous Data Transmission requires contiguous characters with the addition of a start and a single stop bit added to each character.

Table 2. ASYNC MODE CONTROL DEFINITION

CONTROL WORD						CHARACTER FORMAT			
M	M	L	L	E		START BIT	DATA BITS	ADDED PARITY BIT	STOP ELEMENTS
S	S	S	S	P	P				
2	1	2	1	1	E				
0	0	0	0	0	0	1	5	ODD	1
0	1	0	0	0	0	1	5	ODD	1.5
0	0	0	0	0	1	1	5	EVEN	1
0	1	0	0	0	1	1	5	EVEN	1.5
0	0	0	0	1	X	1	5	NONE	1
0	1	0	0	1	X	1	5	NONE	1.5
0	0	0	1	0	0	1	6	ODD	1
0	1	0	1	0	0	1	6	ODD	2
0	0	0	1	0	1	1	6	EVEN	1
0	1	0	1	0	1	1	6	EVEN	2
0	0	0	1	1	X	1	6	NONE	1
0	1	0	1	1	X	1	6	NONE	2
0	0	1	0	0	0	1	7	ODD	1
0	1	1	0	0	0	1	7	ODD	2
0	0	1	0	0	1	1	7	EVEN	1
0	1	1	0	0	1	1	7	EVEN	2
0	0	1	0	1	X	1	7	NONE	1
0	1	1	0	1	X	1	7	NONE	2
0	0	1	1	0	0	1	8	ODD	1
0	1	1	1	0	0	1	8	ODD	2
0	0	1	1	0	1	1	8	EVEN	1
0	1	1	1	0	1	1	8	EVEN	2
0	0	1	1	1	X	1	8	NONE	1
0	1	1	1	1	X	1	8	NONE	2

↑
Sets to ASYNC Mode



ASYNCHRONOUS TIMING EXAMPLE


The Data Delimit/End of Character Flag is a low-level output voltage during start and stop bits and is a high-level output voltage during transmission of data and parity. The Data Not Available Flag (DA) is set to a high-level output voltage at the end of the stop bit if a character has not been loaded into the Transmitter Holding Register at the center of the stop bit. The contents of the Fill-Character Holding Register will be transferred into the Transmitter Register and repeatedly transmitted until a character is loaded into the Transmitter Holding Register. At this time, the Fill-Character will be completed and the newly loaded isochronous character will follow contiguously.

Table 3 illustrates all the programmable isochronous character formats.

Table 3. ISOC MODE CONTROL DEFINITION

CONTROL WORD						CHARACTER FORMAT			
M	M	L	L	E	E	START BIT	DATA BITS	ADDED PARITY BIT	STOP ELEMENTS
S	S	S	S	P	P				
2	1	2	1	1	1				
1	1	0	0	0	0	1	5	ODD	1
1	1	0	0	0	1	1	5	EVEN	1
1	1	0	0	1	X	1	5	NONE	1
1	1	0	1	0	0	1	6	ODD	1
1	1	0	1	0	1	1	6	EVEN	1
1	1	0	1	1	X	1	6	NONE	1
1	1	1	0	0	0	1	7	ODD	1
1	1	1	0	0	1	1	7	EVEN	1
1	1	1	0	1	X	1	7	NONE	1
1	1	1	1	0	0	1	8	ODD	1
1	1	1	1	0	1	1	8	EVEN	1
1	1	1	1	1	X	1	8	NONE	1

↑
Sets to ISOC Mode



*CLOCK SHOWN IS BIT RATE CLOCK (1X)


NOTE: OUTPUTS FLOATING

PI = V_{IL}
 MS₁ = V_{IH}
 MS₂ = V_{IH}
 WLS₁ = V_{IH}
 WLS₂ = V_{IH}

ISOCRONOUS TIMING EXAMPLE

EPE, PI, CS₁, CS₂, MS₁, MS₂, WLS₁, WLS₂
 TR₁-TR₈
 FR₁-FR₈


CRL
 THRL
 FHRL




DATA INPUT LOAD CYCLE

CD

ALL THREE-STATE
 OUTPUT LINES





OUTPUT ENABLE DELAYS




SKEW TIMES

SWITCHING WAVEFORMS






TIMING DETAIL



PT1482A CERAMIC PACKAGE



PT1482B PLASTIC PACKAGE

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change said circuitry at any time without notice.

WESTERN DIGITAL
CORPORATION

3128 REDHILL AVENUE, BOX 2180
NEWPORT BEACH, CA 92663 (714) 557-3550, TWX 910-595-1139