

DESCRIPTION

The PT2469 is a monolith integrated motor driver designed for printers, scanners, and home and office automated equipment. The two H-bridge drivers can drive a bipolar stepper motor or two DC motors. The output H-bridge driver is consists by all of N-channel MOSFET. The PT2469 is allows driving up to 1.6A maximum output current (VM=24 V, Ta=25°C).

An EN-PH type parallel logic control interface can be configuring the output switches ON-OFF of H-bridge, and motor current decay mode is also programming by the parallel input port.

The PT2469 is available in a 28-pin HTSSOP package with thermal pad and in a 28-pin QFN package thermal pad.


APPLICATIONS

- Automatic Teller Machines
- Video Security Cameras
- Printers
- Scanners
- Office Automation Machines
- Amusement Machines
- Factory Automation
- Robotics

BLOCK DIAGRAM

FEATURES


- 8.2-V to 40-V Supply Voltage Range
- 1.6-A Maximum Driving Current at VM=24V (with additional heatsink)
- EN-PH Control Logic Interface
- Dual H-Bridge Driver with 4 Level PWM Current Control.
- Winding Current Decay Modes
 - Slow Decay
 - Fast Decay
- Drives Single Bipolar Stepping Motor or Dual DC Motors
- Built In a 3.3V Reference Voltage Output
- Low-Power Sleep Mode
- Protection Features
 - Over Current Protection (OCP)
 - Thermal Shutdown (TSD)
 - VM Under Voltage Lock Out (UVLO)
 - Fault Indication Pin (FAULTN)



Tel: 886-2-66296288 • Fax: 886-2-29174598 • http://www.princeton.com.tw • 2F, No. 233-1, Baociao Rd., Sindian Dist., New Taipei City 23145, Taiwan



APPLICATION CIRCUIT






ORDER INFORMATION

Valid Part Number	Package Type	Top Code
PT2469-HT	28 Pins, HTSSOP	PT2469-HT
PT2469	28 Pins, QFN	PT2469

PIN CONFIGURATION

HTSSOP

				_	
	0				
1	CP1		GND	28	
2	CP2		I1B	27	
3	VCP		10B	26	
4	VMA		I1A	25	
5	OUTA1		IOA	24	
6	ISENA		PHASEB	23	c
7	OUTA2	Thermal	ENB	22	
8	OUTB2		ENA	21	
9	ISENB	L;	PHASEA	20	,
10	OUTB1		DECAY	19	Ņ
11	VMB		FALTN	18	
12	VREFA		SLEPN	17	
13	VREFB		RSTN	16	
14	GND		3V3REF	15	
	2 3 4 5 6 7 8 9 10 11 12 13	1 CP1 2 CP2 3 VCP 4 VMA 5 OUTA1 6 ISENA 7 OUTA2 8 OUTB2 9 ISENB 10 OUTB1 11 VMB 12 VREFA 13 VREFB	1 CP1 2 CP2 3 VCP 4 VMA 5 OUTA1 6 ISENA 7 OUTA2 7 OUTB2 9 ISENB 10 OUTB1 11 VMB 12 VREFA 13 VREFB	1CP1GND2CP211B3VCP10B4VMA11A5OUTA110A6ISENAImage: phaseB7OUTA2Thermal8OUTB2Pad9ISENBImage: phaseA10OUTB1DECAY11VMBFALTN12VREFASLEPN13VREFBRSTN	1 CP1 GND 28 2 CP2 11B 27 3 VCP I0B 26 4 VMA I1A 25 5 OUTA1 I0A 24 6 ISENA Image: phase box of the second



QFN



PIN DESCRIPTION

Din Nome	1/0	Description	Pin No.		
Pin Name	I/O	Description	HTTSSOP	QFN	
CP1	I	External flying capacitor for charge pump, Connect a 0.01µF/50V	1	4	
CP2	I	low-ESR ceramic capacitor between CP1 and CP2.	2	5	
VCP	0	High-side gate drive supply voltage (Connect a 0.1μ F/50V ceramic capacitor and a $1M\Omega$ resistor to VM.)	3	6	
VMA	-	H-Bridge A power supply	4	7	
OUTA1	0	H-Bridge A output 1	5	8	
ISENA	I	H-Bridge A current sense / GND	6	9	
OUTA2	0	H-Bridge A output 2	7	10	
OUTB2	0	H-Bridge B output 2	8	11	
ISENB	I	H-Bridge B current sense / GND	9	12	
OUTB1	0	H-Bridge B output 1	10	13	
VMB	-	H-Bridge B power supply	/ 11 👡	14	
VREFA	I	H-Bridge A current set reference input	12	15	
VREFB	I	H-Bridge B current set reference input	13	16	
GND	-	Device ground	14	17	
3V3REF	0	3.3V reference voltage output	15	18	
RSTN	- 1	Reset input (L=Initialize all of internal logic registers and disables H-bridge outputs)	16	19	
SLEPN	à l	Sleep mode input (H=device enable, L=low-power sleep mode)	17	20	
FALTN	0	Fault, Logic low when fault condition appear (OCP, OTP)	18	21	
DECAY		Decay mode (Low = slow decay, open = mixed decay, high = fast decay)	19	22	
PHASEA	I	H-Bridge A phase (H=AOUT1 high, AOUT2 low)	20	23	
ENA	I	H-Bridge A enable (H=H-bridge A output active)	21	24	
ENB	I	H-Bridge B enable (H=H-bridge B output active)	22	25	
PHASEB	I	H-Bridge B phase (H=BOUT1 high, BOUT2 low)		26	
IOA	I	H-Bridge A current set (Sets H-bridge A current: 00 = 100%, 01 = 71%, 10	24	27	
I1A	I	= 38%, 11 = 0%)	25	28	
I0B	I	H-Bridge B current set (Sets H-bridge B current: 00 = 100%, 01 = 71%, 10	26	1	
I1B	I	= 38%, 11 = 0%)	27	2	
GND	-	Device ground	28	3	



FUNCTION DESCRIPTION

PWM MOTOR DRIVERS

The PT2469 includes two H-bridge drivers with PWM current regulation circuitry. A block diagram of the system control circuitry is shown in Figure 1, it's connects a bipolar stepper motor for example, but drives two separate DC motors is also possible.




Figure 1. Motor Control Circuitry

The multiple motor power supply pins (VMA and VMB) must be tight together to single supply voltage node on PCB.



H-BRIDGE OUTPUT CONFIGURATION

The output current direction of the H-bridge driver is controlled by PHASEx pins, and ENx pin is controls the H-bridge driver enable or not. Refer to the Table 1 for the I/O logic corresponds.

ENx	PHASEx	OUTx1	OUTx2
0	Х	HiZ	HiZ
1	1	Н	L
1	0	L L	Н

Table 1. H-Bridge Output Configuration

PWM CHOPPING CURRENT REGULATION

The motor windings current is regulated by a fixed-frequency PWM chopping, when the H-bridge is enabled, the winding current flows through the switches FET of H-bridge and direction determinate by PHASEx setting. The slew rate of winding current is depends on the VM voltage and inductance of the winding. Once the current reaches the current chopping threshold, the H-bridge FET will be disabled and decay mode setting will handles current decay behavior.

For a stepping motor, PWM current regulation is often used to maintain the winging current level and helps motor torque steady, and chopping current divider can be used on micro-stepping motor. For DC motors, current regulation is used to limit the start-up and stall current of the motor.

A comparator is used to sets the chopping current level, first the voltage across an external current sense resistor connected to the ISENx pins will multiples by 5, and compare with VREFx voltage input. The VREFx input voltage is scaled by a 2-bit DAC that allows current settings from 100%, 71%, 38% of full-scale, and down to zero.

Each H-bridge has own VREFx DAC setting inputs (I0x and I1x). The voltage applied to the PWM current comparator is derives from VREFx DAC output, and VREFx DAC output is scaling from VREFx input and divide ratio determinates by logic states of the I0x and I1x, in Table 2 shows bit definition. The H-bridge will be disabled flows when both I0x and I1x bits in logic Hi state.

l1x	I0x	VREFx DAC Current Ratio (% Full-Scale Chopping Current)	
1	1	0% (H-bridge disabled)	
1	0	38%	
0	1	71%	
0	0	100%	

Table 2. PWM Chopping Current VS VREFx DAC Bit Definition

The PWM chopping current is calculated in Equation 1.

$$\mathbf{I}_{\text{CHOP}} = \frac{\mathbf{V}_{\text{REFX}} \times \text{DAC ratio}}{5 \times \mathbf{R}_{\text{ISENSE}}} \qquad \qquad \text{Eq.(1)}$$

Example 1:

If a 0.5Ω sense resistor is used and the VREFx pin is 2.5 V, and VREFx ratio is sets to 100% of full scale chopping current level (I0x=H, I1x=H), the output current will be :


$$(2.5 V \times 100\%) / (5 \times 0.5 \Omega) = 1.0A.$$

Example 2:

If a 0.2Ω sense resistor is used and the VREFx pin is 1.5V, and VREFx ratio is sets to 38% of full scale chopping current level (I0x=L, I1x=H), the output current will be :

$$(2.5 V \times 38\%) / (5 \times 0.2 \Omega) = 0.95A.$$







DECAY MODE

The motor winding current in PWM chopping cycle is determinates by the voltage on the DECAY pin. In charge phase the winding is excitation by H-bridge output current, the winding current through the current sense resistor on the ISENx pin presents a voltage drops and H-bridge will leaves charge mode if reaches desire comparator threshold, and next step of H-bridge will goes to one of three mode, fast, slow or mixed decay, depends on DECAY pin logic status, please refer to the Table 3. The DECAY sets will apply to both H-bridges simultaneously, and Figure.3 shows the current direction in different decay mode and Figure 4 shows mixed decay sequence waveform.

Decay Pin Level	DECAY Pin Logic	Decay Mode
<0.6V	L	Slow
OPEN	FLOAT	Mixed
>2V	н	Fast





Table 3. DECAY Mode Setting

Figure 3. Mixed Decay Mode Switching Sequence (Forward mode only)

7





(Timer(int) is an internal clock management block uses to drives charge pump and PWM switching cycles, timing clock is only for realize mixed decay operation, not an exactly clock)

Figure 4. Mixed Decay Sequence Waveform

RESET and LOW POWER SLEEP MODE

Pull the RSTN pin to logic low state, the status of all control pins (except SLEPN) will be ignore and internal control circuit will be reset to initial state, the H-bridge output also disabled during RESTN in low state, in the meantime the 3.3V voltage reference and charge pump still works.

Pull the SLEPN pin to logic low will force the chip into a low power sleep mode. During sleep mode is active the H-bridges outputs are disabled, and analog circuit such like charge pump for HS gate driver, 3.3V voltage reference (3V3REF) and internal clocks blocks are all stopped. In this mode all inputs are ignored until SLEPN returns to logic high state. When chip is wakes up from the low power sleep mode, a short waiting time (less than 1mS) before H-bridge becomes to normal operation is required because of charge pump starting time.



BLANKING TIME

During PWM chopping current is flows after the H-bridge enable, the current signal can be picked-up in the sense resistor connected in ISENx pins, the signal will delivers to comparator after a fixed delay time to avoid noises or current spike causes fault-triggered. The blanking time is fixed at 3.2µS and it also sets a limit to the duty cycle of PWM in charge period, the minimum on-duty will not less than around 16% in a 50KHz PWM frequency.

PROTECTION CIRCUITS

The PT2469 have fully protection function to against miss-operation events.

◆ OVERCURRENT PROTECTION (OCP)

Overcurrent detection circuit will always monitor all of output pins current during H-bridge is enabled, this operation is independent from PWM chopping. If any output pin is connected to VM, GND or across load shorted, the inrush high current will be detected by OCP circuit and immediately turn off both H-bridge outputs after blanking time. The chip will remain disabled until either RSTN pin is toggle once or power down the VM supply and apply again.

If an output pin connects to the VM, the short circuit current will be passing through the low side MOSFET and current sense resistor to GND, to avoid sense resistance interference OCP detection, it should not be higher than a certain range, for example, 0.5Ω or less is recommended.

THERMAL SHUTDOWN (TSD)

If the chip temperature exceeds preset 160° C, all of MOSFET of H-bridge will be turn off and the FALTN pin will be pull down, an external pull up resistor may needed to detects FALTN logic state by MCU I/O pin. Once the chip temperature is cooling down to below hysteresis window, H-bridge outputs will be enabled again.

UNDERVOLTAGE LOCKOUT (UVLO)

In Any time the VM pin voltage drops below the under voltage lockout threshold voltage, all circuitry in the chip will be disabled and internal logic will be reset. Operation will resume when VM rises above the UVLO threshold.

◆ FAULT INDICATION (FALTN)

Whatever which condition is happens, the OCP, TSD or charge pump voltage failed, the open-drain FALTN pin will pull down immediately and remains until RSTN pin re-toggled or VM voltage re-applied. FALTN could connects to MCU I/O port for error reporting with a pull high resistor to the 3V3REF or 5V logic supply.


POWER SUPPLY CAPACITOR RECOMMENDATIONS

Consider a real world application scenario; the motor driver is designed to drives high inductance load such like motor winding or solenoid coil. If a H-bridge turns-off all of outputs during inductor current still flowing, because the inductor current would not be reset immediately, the rest of free-wheel current would re-directs and passing through the body diode of the output FET and runs into VM supply and final decay to zero after de-magnetization time. This reverse current depends on load inductance, inductor current and re-generates current from the motor due to inertia of rotor.

In another case, the parasitic reactance (inductance + resistance) of power wire between the power supply and motor driver board with parasitic capacitance of PCB consists a LC resonates tank, during power supply sourcing current to the motor driver board, the VM voltage may drops quickly and parasitic LC will be trigged and shows oscillation spike if the local bypass capacitor is not sufficient.

To prevent unstable bounce or spike appears on VM bus, a high capacitance bounce absorber capacitor (>100 μ F) should be placed on VM bus line, it could absorb re-generates free-wheels current during DC motor brake and stabilize VM voltage during high forward/reverse motor current sources. A small MLCC 0.1 μ F bypass capacitor should be placed near the motor driver IC power pin, VM and 3V3REF both, to reduce the spike causes by power line LC resonates.







PCB LAYOUT RECOMMENATION

The local bypass capacitor C3 and C4 should be placed near the IC power pins, and bounce absorber capacitor C6 should be placed on VM bus line. The GND plane should be placed on the component side under the chip as a low impedance power trace, and larger area of GND plane and wider cooper trace reduce the thermal resistance (θ_{JA}). The thermal pad under TSSOP and QFN package should be soldered to the PCB component side and connects to the bottom side through via holes, this arrangement can further enhance the heat dissipation.




Figure 5. Simplified Layout Example (for HTSSOP package)



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min.	Max.	Unit
Supply Voltage	VMx	0	42	V
Digital Pin Voltage	xPHASE/xENBL	0	5	V
VREF Input Voltage	xVREF	0	4	V
Output Current	lout	0	1.6	A
Operating Temperature	Topr	-40	85	°C
Storage Temperature	Tstg	-40	150	°C
ESD, Human Body Model	HBM	-2000	+2000	V
ESD, Machine Model	MM	-200	+200	V

PACKAGE THERMAL CHARACTERISTIC

Parameter	Symbol	Condition	HTSSOP (28 PINS)	VQFN (28 PINS)	Unit
From chip conjunction dissipation to external environment	Rja	Ta=25°C	38.9	35.8	°C/W
From chip conjunction dissipation to package surface	Rjc	1a=25 C	23.3	25.1	0/11

RECOMMENED OPERATING CONDICTION

Parameter	Symbol	Min	Тур	Max	Unit
Motor Power Supply Voltage Range	V _M	8.2	24	40	V
VREFx Input Voltage	V _{REF}	1	-	3.5	V
3V3REF Load Current	I _{3V3}		-	1	mA



ELECTRICAL CHARACTERISTIC


TA=25°C , VM=24V ,over operating free-air temperature range (unless otherwise noted)


Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Supply Current		V _M =24V, f _{PWM} <50Hz		7	10	mA
Supply Current	I _M	V _M =24V, Sleep mode		20	30	μA
Under Voltage Lock Out	UVLO	V _M rising		7.8	8.2	V
V3P3OUT REGULATOR	•					
V3P3OUT Voltage	V3P3	IOUT = 0 to 1mA,VM=24V	3.18	3.30	3.42	V
			l			-
Digital Input High Level	V _{IH}	10	2		5.25	V
Digital Input Low Level	V _{IL}	J.M.		0.6	0.7	V
Input Hysteresis	V _{HYS}	~		0.5		V
Input High Current	III	VIN = 3.3 V			100	uA
Input Low Current	I _{IL}	VIN = 0	-20		20	uA
nFAULT OUTPUT (OPEN-DRAI)			N	1
Output Low Voltage	V _{OL}	IO = 5mA			0.5	V
Output High Threshold	I _{OH}	VO = 3.3 V			1	uA
	011			3		1
Input High Threshold Voltage	VIH	For fast decay mode	2			V
Input Low Threshold Voltage	V _{IL}	For slow decay mode	0		0.6	V
Input Current	I _{IN}				±40	uA
H-BRIDGE FETS						1
		$V_{M} = 24V, I_{O} = 1A, T_{J} = 25^{\circ}C$		0.63		Ω
HS FET on Resistance	R _{DS(ON)}	V _M = 24V, I _O = 1A , T _J = 85°C		0.76		Ω
	_	$V_{M} = 24V, I_{O} = 1A, T_{J} = 25^{\circ}C$		0.65		Ω
LS FET on Resistance	R _{DS(ON)}	$V_{M} = 24V, I_{O} = 1A, T_{J} = 85^{\circ}C$		0.78		Ω
Off-State Leakage Current		16-	-20		20	uA
MOTOR DRIVER			1			
Internal PWM Frequency	f _{PWM}	1012		50		kHz
Current Sense Blanking Time	t _{BLANK}) ••		3.2		us
Rise Time	t _R	V _M =24V	100		360	ns
Fall Time	t _F	V _M =24V	50		250	ns
Dead Time	t _{DEAD}	131		70		ns
Input Deglitch Time	t _{DEG}		1.3		2.9	us
PROTECTION CIRCUITS	The					
Overcurrent Protection Trip Level	I _{OCP}	2	1.8		5	Α
Thermal Shutdown Temperature	t _{TSD}	Die temperature	150	160	180	°C
CURRENT CONTROL	1.40				100-	
xVREF Input Current	I _{REF}	xVREF = 3.3V	-3	.v	3	uA
		xVREF = 3.3V, 100% current setting	635	660	685	mV
xISENSE Trip Voltage	V _{TRIP}	xVREF = 3.3V, 71% current setting	445	469	492	mV
		xVREF = 3.3V, 38% current setting	225	251	276	mV
Current Sense Amplifier Gain	AISENSE	Reference only		5		V/V



PACKAGE INFORMATION

28-PIN, HTSSOP, 173MIL






Symbol	Dimensions(mm)				
Symbol	Min.	Nom.	Max.		
A	-	- A	1.20		
A1	0.05	Tob-	0.15		
b	0.19	-30 113	0.30		
С	0.09		0.20		
D	9.60	9.70	9.80		
E1	4.30	4.40	4.50		
E		6.4 BSC.			
е		0.65 BSC.			
D1	4.41	-	5.51		
E2	2.40	-	3.00		
L1	NA S	1.00 REF			
θ	0°	-	8°		

Notes:

1. All dimensions refer to JEDEC MO-153 AET



28-PIN, QFN, 5X5



Cumhal	Dimensions(mm)				
Symbol	Min.	Тур.	Max.		
А	0.70	0.75	0.80		
A1	-	0.02	0.05		
A3	0.203 REF.				
b	0.18	0.25	0.30		
D	Xr.	5.00 BSC.			
D2	3.20	3.25	3.30		
E	TAX-	5.00 BSC.			
E2	3.20	3.25	3.30		
е	1412	0.50 BSC.			
L	0.50	0.55	0.60		

Notes: 1. All dimensions refer to JEDEC MO-220 WHHD-1



IMPORTANT NOTICE

Princeton Technology Corporation (PTC) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and to discontinue any product without notice at any time. PTC cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a PTC product. No circuit patent licenses are implied.

Princeton Technology Corp. 2F, 233-1, Baociao Road, Sindian Dist., New Taipei City 23145, Taiwan Tel : 886-2-66296288 Fax: 886-2-29174598 http://www.princeton.com.tw