

200V N-Channel MOSFET

(PK) Lead Free Package and Finish

BV _{DSS}	R _{DS(ON),typ.}	I _D
200V	22mΩ	90A

General Features


- Proprietary New Planar Technology
- $R_{DS(ON),typ.}$ =22 $m\Omega@V_{GS}$ =10V
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode


\I	oplications		
	DC-DC Converters		
>	DC-AC Inverters for UPS	G	

Ordering Information

Ordering information									
Part Number Package Brand									
PTA27N20N	TO-220F	'							

Power Management for Inverter Systems





TO-220F

Package Not to Scale

Absolute Maximum Ratings

Tc=25°C unless otherwise specified

Symbol	Parameter	PTA27N20N	Unit
V _{DSS}	Drain-to-Source Voltage ^[1]	200	V
V _{GSS}	Gate-to-Source Voltage	±20	V
I_D	Continuous Drain Current	90	
I _{D @ Tc =100} °C	Continuous Drain Current @ Tc=100℃	70	Α
I _{DM}	Pulsed Drain Current at V _{GS} =10V ^[2]	360	
E _{AS}	Single Pulse Avalanche Energy ^[5]	784	mJ
dv/dt	Peak Diode Recovery dv/dt ^[3]	5.0	V/ns
D.	Power Dissipation	45	W
P _D	Derating Factor above 25℃	0.36	W/°C
T _L T _{PAK}	Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	300 260	°C
T _J & T _{STG}	Operating and Storage Temperature Range	-55 to 150	

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

Thermal Characteristics

Symbol	Parameter	PTA27N20N	Unit
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case	2.78	
R _{θJA}	Thermal Resistance, Junction-to-Ambient	100	°C/W



Electrical Characteristics

OFF Characteristics T_J =25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	200			٧	V _{GS} =0V, I _D =250uA
	Drain-to-Source Leakage Current			1	^	V _{DS} =160V, V _{GS} =0V
I _{DSS} Dra				100	uA	V_{DS} =160V, V_{GS} =0V, T_{J} =125°C
1	Cata to Source Leakage Current			+100	_	V _{GS} =+20V, V _{DS} =0V
I _{GSS} Ga	Gate-to-Source Leakage Current			-100	nA	V _{GS} =-20V, V _{DS} =0V

ON Characteristics

T₁ =25°C unless otherwise specified

Transcoriotio				- 1,	, –20 0	iniooo otrioi wido apadinaa
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R _{DS(ON)}	Static Drain-to-Source On-Resistance ^[4]		22	27	mΩ	V _{GS} =10V, I _D =45A
V _{GS(TH)}	Gate Threshold Voltage	2.0	3.0	4.0	V	V _{DS} =V _{GS} , I _D =250uA

Dynamic Characteristics

Essentially independent of operating temperature

ynamie enaraetensties			Titlally lik	aoponaoi	it or oport	aling temperature
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
C _{iss}	Input Capacitance		5871			V_{GS} =0V, V_{DS} =25V, f=1.0MH _Z
Crss	Reverse Transfer Capacitance		165		pF	
C _{oss}	Output Capacitance		392			
Qg	Total Gate Charge		130			
Q _{gs}	Gate-to-Source Charge		22		nC	V_{DD} =160V, I_{D} =45A, V_{GS} =0 to 10V
Q_{gd}	Gate-to-Drain (Miller) Charge		38			

Resistive Switching Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		29			V_{DD} =100V, I_{D} =45A, V_{GS} = 10V R_{G} =4.0 Ω
trise	Rise Time		45		20	
td(OFF)	Turn-Off Delay Time		22		ns	
tfall	Fall Time		41			



Source-Drain Body Diode Characteristics

 $T_J=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I _{SD}	Continuous Source Current ^[4]			90	А	Integral PN-diode in MOSFET
I _{SM}	Pulsed Source Current ^[4]			360		
V _{SD}	Diode Forward Voltage			1.1	V	I _S =56A, V _{GS} =0V
trr	Reverse recovery time		80		ns	V _{GS} =0V ,I _F =45A,
Qrr	Reverse recovery charge		160		nC	dir/dt=100A/µs

Note:

^[1] T_J=+25℃ to +150℃


^[2] Repetitive rating; pulse width limited by maximum junction temperature. [3] ISD= 20A di/dt < 100 A/ μ s, VDD < BVDSs, TJ=+150 °C.

^[4] Pulse width≤380µs; duty cycle≤2%. [5] L=0.5mH



Typical Characteristics

Figure 1: Power Dissipation






Figure 3: Safe Operation Area




Figure 4: Thermal Transient Impedance




Figure 5: Output Characteristics




Figure 6: Drain-Source On Resistance






Figure 7: Gate-Source Vs. On-Resistance




Figure 9: On-Resistance vs. Temperature




Figure 8: Gate-Source Forward

Figure 10: Source-Drain Diode Forward




Figure 11: Capacitance Characteristics






Figure 12: Gate Charge Characteristics







Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms



Disclaimers:

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.