



**NIKO-SEM****P-Channel Logic Level Enhancement Mode  
Field Effect Transistor****PV507BA  
SOP-8  
Halogen-free & Lead-Free****PRODUCT SUMMARY**

$V_{(BR)DSS}$	$R_{DS(ON)}$	$I_D$
-30V	14mΩ	-13A



G : GATE  
D : DRAIN  
S : SOURCE

**ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$  Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	$V_{DS}$	-30	V
Gate-Source Voltage	$V_{GS}$	$\pm 25$	V
Continuous Drain Current $T_A = 25^\circ\text{C}$	$I_D$	-13	A
$T_A = 70^\circ\text{C}$	$I_D$	-10	
Pulsed Drain Current <sup>1</sup>	$I_{DM}$	-50	
Avalanche Current	$I_{AS}$	-41	
Avalanche Energy	$E_{AS}$	84	mJ
Power Dissipation <sup>3</sup> $T_A = 25^\circ\text{C}$	$P_D$	4.1	W
$T_A = 70^\circ\text{C}$	$P_D$	2.6	
Junction & Storage Temperature Range	$T_j, T_{stg}$	-55 to 150	°C

**THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient <sup>2</sup>	$R_{\theta JA}$		30	°C / W
Junction-to-Ambient <sup>2</sup>	$R_{\theta JA}$		60	
Junction-to-Case	$R_{\theta JC}$		17	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>The value of  $R_{\theta JA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A = 25^\circ\text{C}$ .

<sup>3</sup>The Power dissipation is based on  $R_{\theta JA}$  t ≤ 10s value.

**NIKO-SEM**
**P-Channel Logic Level Enhancement Mode  
Field Effect Transistor**
**PV507BA  
SOP-8  
Halogen-free & Lead-Free**
ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ , Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	-1	-1.5	-3	
Gate-Body Leakage	$I_{\text{GSS}}$	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 20\text{V}$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = -24\text{V}, V_{\text{GS}} = 0\text{V}$			-1	$\mu\text{A}$
		$V_{\text{DS}} = -20\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 55^\circ\text{C}$			-10	
On-State Drain Current <sup>1</sup>	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = -5\text{V}, V_{\text{GS}} = -10\text{V}$	-50			A
Drain-Source On-State Resistance <sup>1</sup>	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = -4.5\text{V}, I_D = -9\text{A}$		17	22	$\text{m}\Omega$
		$V_{\text{GS}} = -10\text{V}, I_D = -10\text{A}$		11	14	
Forward Transconductance <sup>1</sup>	$g_{\text{fs}}$	$V_{\text{DS}} = -10\text{V}, I_D = -10\text{A}$		32		S







## DYNAMIC





Input Capacitance	$C_{\text{iss}}$	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -15\text{V}, f = 1\text{MHz}$		2120		pF
Output Capacitance	$C_{\text{oss}}$			337		
Reverse Transfer Capacitance	$C_{\text{rss}}$			333		
Gate Resistance	$R_g$	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 0\text{V}, f = 1\text{MHz}$		2.4		$\Omega$
Total Gate Charge <sup>2</sup>	$Q_g$	$V_{\text{DS}} = -15\text{V}, V_{\text{GS}} = -10\text{V}, I_D = -10\text{A}$		51		nC
Gate-Source Charge <sup>2</sup>	$Q_{\text{gs}}$			7		
Gate-Drain Charge <sup>2</sup>	$Q_{\text{gd}}$			14		
Turn-On Delay Time <sup>2</sup>	$t_{\text{d}(\text{on})}$			10		
Rise Time <sup>2</sup>	$t_r$	$V_{\text{DD}} = -15\text{V}$ $I_D \approx -10\text{A}, V_{\text{GS}} = -10\text{V}, R_{\text{GEN}} = 6\Omega$		16		nS
Turn-Off Delay Time <sup>2</sup>	$t_{\text{d}(\text{off})}$			200		
Fall Time <sup>2</sup>	$t_f$			100		

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ )

Continuous Current	$I_S$	$I_F = -10\text{ A}, V_{\text{GS}} = 0\text{V}$ $I_F = -10\text{A}, dI/dt = 100\text{A}/\mu\text{s}$			-10	A
Forward Voltage <sup>1</sup>	$V_{\text{SD}}$				-1.2	V
Reverse Recovery Time	$t_{\text{rr}}$				20	nS
Reverse Recovery Charge	$Q_{\text{rr}}$				8	uC

<sup>1</sup>Pulse test : Pulse Width  $\leq 300\ \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .<sup>2</sup>Independent of operating temperature.

**NIKO-SEM****P-Channel Logic Level Enhancement Mode  
Field Effect Transistor****PV507BA  
SOP-8  
Halogen-free & Lead-Free****Output Characteristics****Transfer Characteristics****Gate charge Characteristics****Capacitance Characteristic****On-Resistance VS Gate-To-Source****On-Resistance VS Drain Current**

**NIKO-SEM****P-Channel Logic Level Enhancement Mode  
Field Effect Transistor****PV507BA  
SOP-8  
Halogen-free & Lead-Free****On-Resistance VS Temperature****Source-Drain Diode Forward Voltage****Safe Operating Area****Single Pulse Maximum Power Dissipation****Transient Thermal Response Curve**