

Version :1.0

TECHNICAL SPECIFICATION

MODEL NO : PW070XUA







☐Customer’s Confirmation

Customer_____

Date_____

By_____

☐PVI’s Confirmation

Dep	FAE	Panel Design	Electronic Design	Mechanical Design	Product Verification	Prepared by
SIGN						

TECHNICAL SPECIFICATION

CONTENTS

<i>NO.</i>	<i>ITEM</i>	<i>PAGE</i>
-	Cover	1
-	Contents	2
1	Application	3
2	Features	3
3	Mechanical Specifications	3
4	Mechanical Drawing of TFT-LCD module	4
5	Input / Output Terminals	5
6	Pixel Arrangement	7
7	Absolute Maximum Ratings	8
8	Electrical Characteristics	8
9	Power Sequence	18
10	Optical Characteristics	18
11	Handling Cautions	22
12	Reliability Test	23
13	Block Diagram	24
14	Packing	25
-	Revision History	26

1. Application

This technical specification applies to 7.0" color TFT-LCD module, PW070XUA.

The applications of the panel are car TV, portable DVD, GPS, multimedia applications and others AV system.


2. Features

- . Pixel in stripe configuration
- . Slim and compact
- . High Brightness
- . Image Reversion : Up/Down and Left/Right
- . Support full , center , wide mode with PVI-1004D
(If customer use PVI-1004D , this panel doesn't support zoom mode)

3. Mechanical Specifications

Parameter	Specifications	Unit
Screen Size	7.0 (16:9 diagonal)	Inch
Display Format	480 (H) ×(RGB) ×234(V)	dot
Active Area	154.08 (H)×86.58 (V)	mm
Pixel Pitch	0.321(H)×0.370 (V)	mm
Pixel Configuration	Stripe	
Outline Dimension	164.9 (W)×100.0 (H)×5.8(D) (typ.)	mm
Weight	148±10	g
Surface Treatment	Anti-Glare and Hard Coating	
Back-light	CCFL,1 tube	
Display mode	Normally White	

4. Mechanical Drawing of TFT-LCD Module



5. Input / Output Terminals

LCD Module Connector


FPC Down Connect , 26 Pins , Pitch : 0.5 mm

Pin No	Symbol	I/O	Description	Remark
1	GND	-	Ground for logic circuit	
2	V _{CC1}	I	Supply voltage of logic control circuit for scan driver	Note 5-4
3	V _{GL}	I	Negative power for scan driver	Note 5-3
4	V _{GH}	I	Positive power for scan driver	
5	STVD	I/O	Vertical start pulse	Note 5-6
6	STVU	I/O	Vertical start pulse	
7	CKV	I	Shift clock for scan driver	
8	U/D	I	Up / Down scan control input	Note 5-6
9	OE _V	I	Output enable control for scan driver	
10	V _{COM}	I	Common electrode driving signal	Note 5-1
11	V _{COM}	I	Common electrode driving signal	
12	L/R	I	Left / Right scan control input	Note 5-6
13	MOD	I	Sequential sampling and simultaneous sampling setting	Note 5-2
14	OE _H	I	Output enable control for data driver	
15	STHL	I/O	Start pulse for horizontal scan line	Note 5-6
16	STHR	I/O	Start pulse for horizontal scan line	
17	CPH3	I	Sampling and shifting clock for data driver	
18	CPH2	I	Sampling and shifting clock for data driver	
19	CPH1	I	Sampling and shifting clock for data driver	
20	V _{CC2}	I	Supply voltage of logic control circuit for data driver	Note 5-4
21	GND	-	Ground for logic circuit	
22	VR	I	Alternated video signal (Red)	Note 5-1
23	VG	I	Alternated video signal (Green)	
24	VB	I	Alternated video signal (Blue)	
25	AV _{DD}	I	Supply voltage for analog circuit	Note 5-5
26	AV _{SS}	-	Ground for analog circuit	

Note5-1: $V_{COM} (Typ.) = 6.0 V_{PP}$.

Phase of the video signal input and V_{COM}

The relation between these values could refer to 8-1 Operating condition



Liquid crystal transmission of the video signal input , V_{COM} and timing

	V_{COM}	
	H Level	L Level
Video Signal Input Maximum	Black	White
Video Signal Input Minimum	White	Black

White : maximum transmission / Black : minimum transmission

Note 5-2: MOD=H: Simultaneous sampling

MOD=L: Sequential sampling

Please set CPH2 and CPH3 to GND when MOD=H

Note 5-3: $V_{GH}(Typ.) = +15V$, $V_{GL}(Typ.) = -12V$

Note 5-4 : $V_{CC2} (Typ.) = +3.3V$, $V_{CC1}(Typ.) = +3.3V$

Note 5-5 : $AV_{DD}(Typ.) = +5V$


Note 5-6: STHL,STHR and L/R mode

L/R	STHL	STHR	Remark
High(V_{CC1})	Input	Output	Left to Right
Low(0 Volt.)	Output	Input	Right to Left


STVD,STVU and U/D mode

U/D	STVD	STVU	Remark
High(V_{CC2})	Input	Output	Down to Up
Low(0 Volt.)	Output	Input	Up to Down


U/D (PIN 8)=Low L/R (PIN 12)=High



U/D (PIN 8)=High L/R (PIN 12)=Low



6. Pixel Arrangement



7. Absolute Maximum Ratings

The followings are maximum values , which if exceeded, may cause faulty operation or damage to the unit.

GND = 0V , T_a = 25℃

Parameter	Symbol	MIN.	MAX.	Unit	Remark
Supply Voltage For Source Driver	AV _{DD}	-0.3	+7.0	V	
	V _{CC2}	-0.3	+7.0	V	
Supply Voltage For Gate Driver	V _{CC1}	-0.3	+6.0	V	
	H Level V _{GH}	-0.3	+40	V	
	L Level V _{GL}	-20	+0.3	V	
	V _{GH} - V _{GL}	-0.3	+40.0	V	


8. Electrical Characteristics

8-1) Operating Condition

Parameter		Symbol	MIN.	Typ.	MAX.	Unit	Remark
Supply Voltage for Source Driver	Analog	AV _{DD}	+4.8	+5.0	+5.2	V	
	Logic	V _{CC2}	+3.0	+3.3	+3.6	V	Depend on T/C signal voltage
			+4.5	+5.0	+5.5	V	
Supply Voltage for Gate Driver	H level	V _{GH}	+14.3	+15	+15.7	V	
	L level	V _{GL DC}	-12.5	-12	-11.5	V	DC component of V _{GL}
		V _{GL AC}	-	+6.0	-	V _{P-P}	AC component of V _{GL}
	Logic	V _{CC1}	+3.0	+3.3	+3.6	V	Depend on T/C signal voltage
			+4.5	+5.0	+5.5	V	
Viedo signal amplitude (VR,VG,VB)	V _{iAC}		-	+3.6	+4.0	V	Note 8-2
	V _{iDC}		-	+2.5	-	V	
Digital input voltage	H level	V _{IH}	0.7VCC	-	VCC	V	
	L level	V _{IL}	0	-	0.3 VCC	V	
Digital output voltage	H level	V _{OH}	VCC-0.4	-	VCC	V	
	L level	V _{OL}	0	-	0.4	V	
V _{COM} voltage		V _{COM AC}	-	+6.0	-	V _{P-P}	AC component of V _{COM}
		V _{COM DC}	-	1.5	-	V	DC component of V _{COM} Note8-1

Note 8-1 : PVI strongly suggests that the V_{COM DC} level shall be adjustable , and the adjustable level range is 1.5V±1V , every module's V_{COM DC} level shall be carefully adjusted to show a best image performance.

Note 8-2: Both NTSC and PAL system Video Signal input waveform is based on 8 steps gray scale.



8-2)Current Consumption (GND=0V)

Ta = 25 °C

Parameter	Symbol	Conditions	TYP.	MAX	Unit	Remark
Current for driver	I _{GH}	V _{GH} = +15V	76.8	96.0	μA	
	I _{GL}	V _{GL} = -12V	92.4	115.5	μA	
	AI _{DD}	AV _{DD} = +5V	5.0	8.0	mA	
	I _{CC2}	V _{CC2} = +3.3V	1.2	3.6	mA	
	I _{CC1}	V _{CC1} = +3.3V	1.2	1.5	μA	

8-3) Backlight driving & Power Consumption

Pin No	Symbol	Description	Remark
1	VL1	Input terminal (Hi voltage side)	
2	VL2	Input terminal (Low voltage side)	Note 8-3

Note 8-3: Low voltage side of back light inverter connects with Ground of inverter circuits.

Ta= 25 °C

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
Lamp voltage	V _L	645	580	515	Vrms	I _L =6mA
Lamp current	I _L	3	6	8	mA	Note 8-4
Lamp frequency	P _L	25	35	45	KHz	Note 8-5
Starting voltage(25 °C) (Reference Value)	V _s	-	-	970	Vrms	Note 8-6
Starting voltage(0 °C) (Reference Value)	V _s	-	-	1120	Vrms	Note 8-6
Starting voltage(-30 °C) (Reference Value)	V _s	-	-	1350	Vrms	Note 8-6

Note 8-4 : In order to satisfy the quality of B/L , no matter use what kind of inverter , the output lamp current must between Min. and Max. to avoid the abnormal display image caused by B/L.

Note 8-5: The waveform of lamp driving voltage should be as closed to a perfect sine wave as possible.

Note 8-6 :The “Max of Starting voltage” means the minimum voltage of inverter to turn on the CCFL and it should be applied to the lamp for more than 1 second start up. Otherwise the lamp may not be turned on.

Power Consumption
 $T_a = 25\text{ }^{\circ}\text{C}$

Parameter	Symbol	Conditions	TYP.	Unit	Remark
LCD Panel Power Consumption	-	-	31.22	mW	Note 8-7
Backlight Lamp Power Consumption	-	-	3.48	W	Note 8-8
Total Power Consumption	-	-	3.52	W	

Note 8-7 : The power consumption for backlight is not included.

Note 8-8 : Backlight lamp power consumption is calculated by $I_L \times V_L$.

8-4) Input / Output Connector
A) Backlight Connector

JST BHSR-02VS-1,

Pin No. : 2 ,

Pitch : 4 mm

8-5) Timing Characteristics Of Input Signals

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Remark
Rising time	t_r	-	-	10	ns	
Falling time	t_f	-	-	10	ns	
High and low level pulse width	t_{CPH}	9.2	9.6	10.0	MHz	CPH1~CPH3
CPH pulse duty	t_{CWH}	30	50	70	%	CPH1~CPH3
STH setup time	t_{SUH}	20	-	-	ns	STHR,STHL
STH hold time	t_{HDH}	20	-	-	ns	STHR,STHL
STH pulse width	t_{STH}	-	1	-	t_{CPH}	STHR,STHL
STH period	t_H	61.5	63.5	65.5	μs	STHR,STHL
OEH pulse width	t_{OEH}	-	1.40	-	μs	OEH
Sample and hold disable time	t_{DIS1}	-	7.43	-	μs	
OEV pulse width	t_{OEV}	-	18	-	μs	OEV
CKV pulse width	t_{CKV}	-	31.75	-	μs	CKV
Clean enable time	t_{DIS2}	-	9.0	-	μs	
Horizontal display timing range	t_{DH}	-	480	-	t_{CPH}	
STV setup time	t_{SUV}	400	-	-	ns	STVU,STVD
STV hold time	t_{HDV}	400	-	-	ns	STVU,STVD
STV pulse width	t_{STV}	-	-	1	t_H	STVU,STVD
Horizontal lines per field	t_V	256	262	268	t_H	
Vertical display start	t_{SV}	-	3	-	t_H	
Vertical display timing range	t_{DV}	-	234	-	t_H	
VCOM rising time	t_{rCOM}	-	-	5	μs	
VCOM falling time	t_{fCOM}	-	-	5	μs	
VCOM delay time	t_{DCOM}	-	-	3	μs	
RGB delay time	t_{DRGB}	-	-	1	μs	

8-5) Signal Timing Waveforms




Fig. 8-1 Sampling clock timing





Fig. 8-2 Horizontal display timing range





Note : The falling edge of OEV should be synchronized with the falling edge of OEH

Fig. 8-3 (b) Detail horizontal timing




Fig. 8-4 Vertical shift clock timing

Vertical timing (From up to down)




Fig. 8-5 (a) Vertical timing (From Up to Down)

Vertical timing (From down to up)





Fig. 8-5 (b) Vertical timing (From Down to Up)

9. Power on Sequence

The Power on Sequence only effect by V_{CC1} , V_{CC2} , AV_{SS} and V_{GH} , the others do not care.



- 1) $10ms \leq T1 < T2$
- 2) $0ms < T3 \leq T4 \leq 10ms$


10. Optical Characteristics

10-1) Specification

$T_a = 25^\circ C$

Parameter		Symbol	Condition	MIN.	TYP.	MAX.	Unit	Remarks
Viewing Angle	Horizontal	$\theta\ 21, \theta\ 22$	$CR \geq 10$	55	60	-	deg	Note 10-1
	Vertical	$\theta\ 12$		30	35	-	deg	
		$\theta\ 11$		45	50	-	deg	
Contrast Ratio		CR	At optimized Viewing angle	200	350	-	-	Note 10-2
Response time	Rise	Tr	$\theta = 0^{\circ}$	-	10	50	ms	Note 10-4
	Fall	Tf		-	20	60	ms	
Brightness		L	Center point	350	400	-	cd/m ²	Note 10-3
Uniformity		U	-	70	75	-	%	Note 10-5
White Chromaticity		x	$\theta = 0^{\circ}$	0.280	0.310	0.330	-	Note 10-3
		y		0.320	0.350	0.410	-	
Lamp Life Time			+25℃	30000	-	-	hr	


Note 10-1 : The definitions of viewing angles



Note 10-2 : $CR = \frac{\text{Luminance when Testing point is White}}{\text{Luminance when Testing point is Black}}$
 (Testing configuration see 10-2)
 Contrast Ratio is measured in optimum common electrode voltage.

Note 10-3 : Topcon BM-7(fast) luminance meter 1° field of view is used in the testing (after 20~30 minutes operation).
 Lamp Current 6mA

Note 10-4 : The definition of response time:



Note 10-5 : The uniformity of LCD is defined as

$$U = \frac{\text{The Minimum Brightness of the 9 testing Points}}{\text{The Maximum Brightness of the 9 testing Points}}$$


Luminance meter : BM-5A or BM-7 fast (TOPCON)

Measurement distance : 500 mm +/- 50 mm


Ambient illumination : < 1 Lux

Measuring direction : Perpendicular to the surface of module


The test pattern is white (Gray Level 63).




10-2) Testing configuration



- LCD Display Testing Point




Pattern A




Pattern B

- R, G, B Waveform of Pattern A at Testing Point



- R, G, B Waveform of Pattern B at Testing Point



11. Handling Cautions

11-1) Mounting of module

- a) Please power off the module when you connect the input/output connector.
- b) Please connect the ground pattern of the inverter circuit surely. If the connection is not perfect, some following problems may happen possibly.
 - 1.The noise from the backlight unit will increase.
 - 2.The output from inverter circuit will be unstable.
 - 3.In some cases a part of module will heat.
- c) Polarizer which is made of soft material and susceptible to flaw must be handled carefully.
- d) Protective film (Laminator) is applied on surface to protect it against scratches and dirt. It is recommended to peel off the laminator before use and taking care of static electricity.

11-2) Precautions in mounting

- a) When metal part of the TFT-LCD module (shielding lid and rear case) is soiled, wipe it with soft dry cloth.
- b) Wipe off water drops or finger grease immediately. Long contact with water may cause discoloration or spots.
- c) TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped on hard surface. Please handle with care.
- d) Since CMOS LSI is used in the module. So take care of static electricity and earth yourself when handling.

11-3) Others

- a) Do not expose the module to direct sunlight or intensive ultraviolet rays for many hours.
- b) Store the module at a room temperature place.
- c) The voltage of beginning electric discharge may over the normal voltage because of leakage current from approach conductor by to draw lump read lead line around.
- d) If LCD panel breaks, it is possibly that the liquid crystal escapes from the panel.
Avoid putting it into eyes or mouth. When liquid crystal sticks on hands, clothes or feet.
Wash it out immediately with soap.
- e) Observe all other precautionary requirements in handling general electronic components.

12. Reliability Test


No	Test Item	Test Condition
1	High Temperature Storage Test	Ta = +90°C , 240 hrs
2	Low Temperature Storage Test	Ta = -40°C , 240 hrs
3	High Temperature Operation Test	Ta = +80°C , 240 hrs
4	Low Temperature Operation Test	Ta = -30°C , 240 hrs
5	High Temperature & High Humidity Operation Test	Ta = +50°C , 80%RH, 240 hrs
6	Thermal Cycling Test (non-operating)	-30°C → +80°C , 200 Cycles 30 min 30 min
7	Vibration Test (non-operating)	Frequency : 10 ~ 55 Hz Amplitude : 1 mm Sweep time: 11 mins Test Period: 6 Cycles for each direction of X, Y, Z
8	Shock Test (non-operating)	100G, 6ms Direction: ±X, ±Y, ±Z Cycle: 3 times
9	Electrostatic Discharge Test (non-operating)	200pF , 0Ω ±200V 1 time / each terminal

Ta: ambient temperature


[Criteria]

1. Main LCD should normally work under the normally condition no defect of function, screen quality and appearance (including : mura ,line defect ,no image).
2. After the temperature and humidity test, the luminance and CR (Contrast ratio) ,should not be lower than minimum of specification.
3. After the vibration and shock test , can't be find chip ,broken.

13. Block Diagram



14. Packing

ZONE		REV.	DOCUUMENT NO.		DESCRIPTION		DATE	REV.BY																									
<div><p>NOTE:</p><ul style="list-style-type: none">1.Q'TY: 40 pcs panel/carton.2.Dimension: 530*295*230mm3.Weight: 10.6 Kg<table><thead><tr><th>ITEM</th><th>PART NO.</th><th>DESCRIPTION</th><th>QTY</th><th>REMARK</th></tr></thead><tbody><tr><td>4</td><td>50-0100111</td><td>CARTON</td><td>1</td><td></td></tr><tr><td>3</td><td>50-0500181</td><td>PINK Bag 115*230mm</td><td>40</td><td>抗靜電</td></tr><tr><td>2</td><td></td><td>PW070XUA</td><td>40</td><td></td></tr><tr><td>1</td><td>50-0300861</td><td>瓦楞隔板緩衝材</td><td>1</td><td>上蓋+底座</td></tr></tbody></table></div>									ITEM	PART NO.	DESCRIPTION	QTY	REMARK	4	50-0100111	CARTON	1		3	50-0500181	PINK Bag 115*230mm	40	抗靜電	2		PW070XUA	40		1	50-0300861	瓦楞隔板緩衝材	1	上蓋+底座
ITEM	PART NO.	DESCRIPTION	QTY	REMARK																													
4	50-0100111	CARTON	1																														
3	50-0500181	PINK Bag 115*230mm	40	抗靜電																													
2		PW070XUA	40																														
1	50-0300861	瓦楞隔板緩衝材	1	上蓋+底座																													
MTL.SPEC.		UNSPECIFIED TOL'S		REMARK																													
		ANGLE																															
		ROUGHNESS																															
APPROVE	Frank Shin	'06.04.27	SCALE	UNIT	SHEET	DWG.TITLE																											
CHECK	Frank Shin	'06.04.27			1 OF 1	PW070XUA Packing Drawing																											
DRAWN	Patrick Lin	'06.04.27	MTL.NO.		DWG FILE:		REV.	A ₄ SIZE																									
							01																										



Revision History

Rev.	Issued Date	Revised Contents
0.1	Dec,05,2005	Preliminary
1.0	June,06, 2006	NEW