



Version: 0.2

# TECHNICAL SPECIFICATION

MODEL NO.: PW080XU1

Customer's Confirmation	
Customer	_
Date	_
Ву	
	☐PVI's Confirmation
	Confirmed By
	Prepared By

Date :Jun. 03, 2005

This technical specification is subject to change without notice. Please return 1 copy with your signature on this page for approval.



# TECHNICAL SPECIFICATION <u>CONTENTS</u>

<i>NO</i> .	ITEM	<b>PAGE</b>
-	Cover	1
-	Contents	2
1	Application	3
2	Features	3
3	Mechanical Specifications	3
4	Mechanical Drawing of TFT-LCD module	4
5	Input / Output Terminals	5
6	Pixel Arrangement and input connector pin NO.	6
7	Absolute Maximum Ratings	7
8	Electrical Characteristics	7
9	Power Sequence	17
10	Optical Characteristics	17
11	Handling Cautions	21
12	Reliability Test	22
13	Block Diagram	23
14	Packing	24
-	Revision History	25





## 1. Application

This technical specification applies to 8" color TFT-LCD module, PW080XU1. The applications of the panel are car TV, portable DVD, GPS, multimedia applications and others AV system.

#### 2. Features

.Amorphous silicon TFT-LCD panel with Back-Light unit.


- . Pixel in stripe configuration
- . Compatible with NTSC and PAL system
- . Slim and compact
- . Up / Down and Left / Right Image Reversion
- . Support Multi Video Display Mode (With PVI timing controller : PVI-1004D)

## 3. Mechanical Specifications

Parameter	Specifications	Unit
Screen Size	8 (16:8 diagonal)	Inch
Display Format	1440 (H) ×220(V)	Dot
Active Area	180.72 (H)×94.27 (V)	Mm
Dot Pitch	0.126 (H)×0.429 (V)	mm
Pixel Configuration	Stripe	
Outline Dimension	193.0 (W)×108.3 (H)×6.7 (D) (typ.)	mm
Surface Treatment	Anti-Glare	
Weight	200±10	g









# 5. Input / Output Terminals

LCD Module Connector

FPC Down Connect, 30 Pins, Pitch: 0.5 mm

Pin No	Symbol	I/O	Description	Remark
1	GND	-	Ground for logic circuit	
2	$V_{CC}$	- 1	Supply voltage of logic control circuit for gate driver	Note 5-3
3	NC	-	No connection	
4	$V_{EE}$	I	Negative power for gate driver	Note 5-4
5	NC	-	No connection	
6	$V_{GH}$	I	Positive power for gate driver	Note 5-5
7	NC	-	No connection	
8	STVD	I/O	Vertical start pulse	Note 5-1
9	STVU	I/O	Vertical start pulse	14010 5-1
10	CKV	ı	Shift clock for gate driver	
11	U/D	ı	Up / Down Control for gate driver	Note 5-1
12	OE3	ı	Output enable for gate driver	
13	OE2	ı	Output enable for gate driver	
14	OE1	I	Output enable for gate driver	
15	$V_{COM}$	I	Common electrode voltage	
16	STHL	I/O	Start pulse for source driver	Note 5-2
17	$V_{SS2}$	-	Ground for analog circuit	
18	$V_{R}$	ı	Video Input R	
19	$V_{G}$	I	Video Input G	
20	$V_B$	I	Video Input B	
21	$V_{SS1}$	-	Ground for digital circuit	
22	$V_{DD2}$	I	Supply power for analog circuit	Note 5-6
23	CPH1	I	Sampling and shift clock for source driver	
24	CPH2	I	Sampling and shift clock for source driver	
25	CPH3	I	Sampling and shift clock for source driver	
26	$V_{DD1}$	ı	Supply power for digital circuit	Note 5-7
27	R/L	ı	Left / Right Control for source driver	Note 5-2
28	NC	ı	No Connection	
29	OEH	ı	Output enable for source driver	
30	STHR	I/O	Start pulse for source driver	Note 5-2

# Note 5-1

U/D	STVD	STVU	scanning direction
Vcc	Input	output	down to up
GND	Output	input	up to down

#### Note 5-2


R/L	STHL	STHR	scanning direction
Vcc	output	input	left to right
GND	input	output	right to left




## The definitions of Note 5-1,5-2

U/D(PIN 11)=Low R/L(PIN 27)=High

U/D(PIN 11)=High R/L(PIN 27)=Low





Note 5-3 :  $V_{CC}TYP. = +3.3V$ 


Note 5-4 : V<sub>EE</sub> TYP. = -12V

Note 5-5: V<sub>GH</sub> TYP.=+17V

Note 5-6:  $V_{DD2}$  TYP.=+5V

Note 5-7 :  $V_{DD1}$  TYP.=+3.3V

6. Pixel Arrangement and input connector pin NO.





## 7. Absolute Maximum Ratings

The followings are maximum values, which if exceeded, may cause faulty operation or damage to the unit.

Parameter		Symbol	MIN.	MAX.	Unit	Remark
Supply Voltage For Source Drive	$V_{DD2}$	-0.3	+5.8	V		
Supply Voltage For Source Driver		$V_{DD1}$	-0.3	+7.0	V	
		V <sub>CC</sub>	-0.3	+7.0	V	
Supply Voltage For Gate Driver		$V_{GH}$ - $V_{EE}$	-0.3	+45.0	V	
	H Level	$V_{GH}$	-0.3	+32.0	V	
	L Level	V <sub>EE</sub>	-22.0	+0.3	V	
Analog Signal Input Level		$V_R, V_G, V_B$	-0.2	V <sub>DD1</sub> +0.2	V	Note 7-1
Storage Temperature			-20	+70	$^{\circ}\!\mathbb{C}$	
Operation Temperature			0	+60	$^{\circ}\!\mathbb{C}$	Note 7-2

Notes 7-1: Analog Input Voltage means V<sub>R</sub>,V<sub>G</sub>,V<sub>B</sub>.

Notes 7-2 : Optical characteristics shown in Table 10-1 are measured under Ta=+25℃.

#### 8. Electrical Characteristics

8-1) Recommended Driving condition for TFT-LCD panel

Parameter		Symbol	MIN.	Тур.	MAX.	Unit	Remark
Supply Voltage For Source	Analog	$V_{DD2}$	+4.5	+5.0	+5.5	V	
Driver	Logic	$V_{DD1}$	+3.0	+3.3	+3.6	V	
	H level	$V_{GH}$	+15	+17	+19	V	
Supply Voltage For Gate Driver	L level	V <sub>EE DC</sub>	-13.0	-12	-10.5	<b>V</b>	DC Component of V <sub>EE</sub>
Supply voltage For Gate Driver		V <sub>EE AC</sub>		+6.0		$V_{P-P}$	AC Component of $V_{\text{EE}}$
	Logic	$V_{CC}$	+3.0	+3.3	+3.6	>	
Analog Signal input Level	$V_{iAC}$			+4.0	+4.2	٧	AC Compoment
	$V_{iDC}$			2.5		V	DC Compoment
Digital input voltage	H level	$V_{IH}$	0.7 V <sub>DD1</sub>	-	V <sub>DD1</sub>	V	
Digital input voltage	L level	V <sub>IL</sub>	-0.3	-	0.3 V <sub>DD1</sub>	V	
`Digital output voltage	H level	V <sub>OH</sub>	0.7 V <sub>DD1</sub>	-	V <sub>DD1</sub>	V	
Digital output voltage	L level	$V_{OL}$	-0.3	-	0.3 V <sub>DD1</sub>	٧	
V		V <sub>C AC</sub>	-	+6.0	-	V <sub>P-P</sub>	AC Component of V <sub>COM</sub>
V <sub>COM</sub>		V <sub>C DC</sub>		1.5		V	DC Component of V <sub>COM</sub>

Note 8-1 : PVI strongly suggests that the  $V_{\text{COM DC}}$  level shall be adjustable , and the adjustable level range is  $1.5V\pm1V$ , every module's  $V_{\text{COM DC}}$  level shall be carefully adjusted to show a best image performance.



## 8-2) Recommended driving condition for back light

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Lamp voltage	$V_L$	500	550	600	Vrms	I∟=6mA
Lamp current	Ι <sub>L</sub>	3	6	8	MA	Note 8-2
Lamp frequency	$P_L$	30	43	80	KHz	Note 8-3
Kick-off voltage(25 <sup>°</sup> C) (Reference Value)	Vs		720	830	Vrms	Note 8-4
Kick-off voltage( $0^{\circ}C$ ) (Reference Value)					Vrms	

Note 8-2: In order to satisfy the quality of B/L, no matter use what kind of inverter, the output lamp current must between Min. and Max. to avoid the abnormal display image caused by B/L.

Note 8-3 : The waveform of lamp driving voltage should be as closed to a perfect sine wave as possible.

Note 8-4 : The Kick-off times ≥ 1sec.

**Back Light driving** 

Back Light Connector: JST BHSR-02VS-1, Pin No.: 2, Pitch: 3.5 mm

Pin No	Symbol	Description	Remark
1	VL1	Input terminal (Hi voltage side)	
2	VL2	Input terminal (Low voltage side)	Note 8-5

Note 8-5: Low voltage side of back light inverter connects with Ground of inverter circuits.

#### 8-3) Power Consumption

Ta= 25 <sup>℃</sup>

Parameter	Symbol	Conditions	TYP.	MAX	Unit	Remark
Supply current for Gate Driver (Hi level)	I <sub>GH</sub>	$V_{GH} = +17V$	0.2	0.5	mA	
Supply current for Gate Driver (Low level)	I <sub>EE</sub>	$V_{EE} = -12V$	1.0	2.0	mA	V <sub>EE</sub> center voltage
Supply current for Source Driver(Digital)	I <sub>DD1</sub>	$V_{DD1} = +3.3V$	1.2	2.0	mA	
Supply current for Source Driver(Analog)	$I_{DD2}$	$V_{DD2} = +5V$	7.0	10.0	mA	
Supply current for Gate Driver (Digital)	I <sub>cc</sub>	V <sub>CC</sub> =+3.3V	0.1	0.2	mA	
LCD Panel Power Consumption			54.3	89.0	mW	Note 8-6
Back Light Lamp Power Consumption			3.30		W	Note 8-7

Note 8-6: The power consumption for back light is not included.

Note 8-7: Back light lamp power consumption is calculated by I<sub>L</sub>×V<sub>L</sub>.






# 8-4) Timing Characteristics Of Input Signals

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Remark
Rising time	$t_{\rm r}$	-	-	10	ns	
Falling time	$t_{\mathrm{f}}$	-	-	10	ns	
High and low level pulse width	$t_{CPH}$	9.2	9.6	10.0	$M_{HZ}$	СРН1~СРН3
CPH pulse duty	$t_{CWH}$	30	50	70	%	CPH1~CPH3
STH setup time	$t_{ m SUH}$	20	-	-	ns	STHR,STHL
STH hold time	$t_{ m HDH}$	20	-	-	ns	STHR,STHL
STH pulse width	$t_{ m STH}$	-	1	-	$t_{\mathrm{CPH}}$	STHR,STHL
STH period	$t_{\mathrm{H}}$	61.5	63.5	65.5	$\mu$ s	STHR,STHL
OEH pulse width	$t_{\rm OEH}$	-	1.40	-	$\mu$ s	OEH
Sample and hold disable time	$t_{ m DIS1}$	-	7.43	-	$\mu$ s	
OEV pulse width	$t_{OEV}$	-	18	-	$\mu$ s	OEV
CKV pulse width	$t_{CKV}$	-	31.75	-	$\mu$ s	CKV
Clean enable time	$t_{ m DIS2}$	-	9.0	-	$\mu$ s	
Horizontal display start	$t_{ m SH}$	-	0	-	t <sub>CPH</sub> /3	
Horizontal display timing range	$t_{ m DH}$	-	480	-	$t_{CPH}/3$	
STV setup time	$t_{ m SUV}$	400	-	-	ns	STVU,STVD
STV hold time	$t_{ m HDV}$	400	-	-	ns	STVU,STVD
STV pulse width	$t_{STV}$	-	-	1	$t_{\mathrm{H}}$	STVU,STVD
Horizontal lines per field	$t_{ m V}$	256	262	268	$t_{\mathrm{H}}$	
Vertical display start	$t_{\rm SV}$		3	-	$t_{\mathrm{H}}$	
Vertical display timing range	$t_{ m DV}$		234	-	$t_{\mathrm{H}}$	
VCOM rising time	$t_{rCOM}$		-	5	$\mu$ s	
VCOM falling time	$t_{ m fCOM}$		-	5	$\mu$ s	
VCOM delay time	$t_{DCOM}$		-	3	$\mu$ s	
RGB delay time	$t_{DRGB}$		-	1	$\mu$ s	



# 8-5) Signal Timing Waveforms







Fig. 8-2 Horizontal display timing range










Fig. 8-3 (b) Detail horizontal timing















Vertical timing (From down to up)





## 9. Power on Sequence

The Power on Sequence only effect by  $V_{\text{CC}}, V_{\text{SS}}, V_{\text{DD}}, V_{\text{EE}}$  and  $V_{\text{GH},}$  the others do not care.



- 1) 10ms≦T1<T2
- 2) 0ms<T3≦T4≦10ms


## 10. Optical Characteristics

10-1) Specification  $Ta = 25^{\circ}C$ 

Parameter		Symbol	Condition	MIN.	TYP.	MAX.	Unit	Remarks
Viewing Angle	Horizontal	$\theta$ 21, $\theta$ 22	CR≧10	45	50		deg	
	Vertical	heta 12		10	15		deg	Note 10-1
		heta 11		30	35		deg	
Contrast Ratio		CR	At optimized Viewing angle	200	350			Note 10-2
Response time	Rise	Tr	θ =0°		15	30	ms	Note 10-4
	Fall	Tf			25	50	ms	
Brightness		L	$\theta = 0^{\circ}$	300	350		cd/m²	
White Chromaticity		X	<i>θ</i> =0°	0.28	0.31	0.34		Note 10-3
		у	0 -0	0.30	0.33	0.36		
Uniformity		U		70	75		%	Note 10-5
Lamp Life Time				20000	30000		hr	



Note 10-1: The definitions of viewing angles




Note 10-2 : CR = Luminance when Testing point is White Luminance when Testing point is Black (Testing configuration see 8-2)

Contrast Ratio is measured in optimum common electrode voltage.

Note 10-3 : 1.Topcon BM-7(fast) luminance meter 1° field of view is used in the testing (after 20~30 minutes operation).

2.Lamp current : 6 mA 3.Inverter model : TDK-347.

Note 10-4: The definition of response time:







Note 10-5: The uniformity of LCD is defined as

U = The Minimum Brightness of the 9 testing Points


The Maximum Brightness of the 9 testing Points
Luminance meter: BM-5A or BM-7 fast (TOPCON)

Measurement distance: 500 mm +/- 50 mm


Ambient illumination : < 1 Lux

Measuring direction: Perpendicular to the surface of module

The test pattern is white (Gray Level 63).







**RGB Signal Level** 

=4.0 Vp-p(white to black)





# 11. Handling Cautions

- 11-1) Mounting of module
  - a) Please power off the module when you connect the input/output connector.
  - b) Please connect the ground pattern of the inverter circuit surely. If the connection is not perfect, some following problems may happen possibly.
  - 1. The noise from the backlight unit will increase.
  - 2. The output from inverter circuit will be unstable.
  - 3.In some cases a part of module will heat.
  - c) Polarizer which is made of soft material and susceptible to flaw must be handled carefully.
  - d) Protective film (Laminator) is applied on surface to protect it against scratches and dirt. It is recommended to peel off the laminator before use and taking care of static electricity.
- 11-2) Precautions in mounting
  - a) Wipe off water drops or finger grease immediately. Long contact with water may cause discoloration or spots.
  - b) TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped on hard surface. Please handle with care.
  - c) Since CMOS LSI is used in the module. So take care of static electricity and earth yourself when handling.
- 11-3) Others
  - a) Do not expose the module to direct sunlight or intensive ultraviolet rays for many hours.
  - b) Store the module at a room temperature place.
  - c) The voltage of beginning electric discharge may over the normal voltage because of leakage current from approach conductor by to draw lump read lead line around.
  - d) If LCD panel breaks, it is possibly that the liquid crystal escapes from the panel. Avoid putting it into eyes or mouth. When liquid crystal sticks on hands, clothes or feet. Wash it out immediately with soap.
  - e) Observe all other precautionary requirements in handling general electronic components.



# 12. Reliability Test

No.	Test Item	Test Condition			
1	High Temperature Storage Test	Ta = +70°C, 240 hrs			
2	Low Temperature Storage Test	Ta = -20°ℂ, 240 hrs			
3	Low Temperature Operation Test	Ta = 0°C, 240 hrs			
4	High Temperature & High Humidity Operation Test	Ta = +60°C, 90%RH , 240 hrs			
5	Thermal Cycling Test	$-20^{\circ}\text{C} \longleftrightarrow +70^{\circ}\text{C}, 200\text{Cycles}$			
5	(non-operating)	30 min 30 min			
6	Vibration Test (non-operating)	$Frequency: 10 \sim 55 \ H_Z \\ Amplitude: 1 \ mm \\ Sweep \ time: 11 \ mins \\ Test \ Period: 6 \ Cycles \ for \ each \ direction \ of \ X, \ Y, \ Z$			
7	Shock Test (non-operating)	100G , 6ms Direction: ±X , ±Y , ±Z Cycle: 3 times			
8	Electrostatic Discharge Test (non-operating)	$200 \mathrm{pF}$ , $0\Omega$ $\pm 200 \mathrm{V}$ 1 time / each terminal			

Ta: ambient temperature


Note: The protective film must be removed before temperature test.

## [Criteria]

Under the display quality test conditions with normal operation state, there should be no change which may affect practical display function.




# 13. Block Diagram





## 14. Packing







**Revision History** 

Rev.	Issued Date	Revised Contents
0.1	Apr. 14, 2005	Preliminary
0.2	Jun. 03, 2005	Modify: Page24: Packing