



PZD502CMA

N-Channel Logic Level Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
20V	450mΩ @ $V_{GS} = 4.5V$	1A



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 8	
Continuous Drain Current $T_A = 25^\circ C$	I_D	1	A
$T_A = 70^\circ C$		0.7	
Pulsed Drain Current ¹	I_{DM}	5	
Power Dissipation $T_A = 25^\circ C$	P_D	0.6	W
$T_A = 70^\circ C$		0.4	
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient	$R_{\theta JA}$		183	°C / W

¹Pulse width limited by maximum junction temperature.

PZD502CMA

N-Channel Logic Level Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	20			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	0.35	0.6	1	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 8V$			± 30	μA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 16V, V_{GS} = 0V$			1	μA
		$V_{DS} = 10V, V_{GS} = 0V, T_J = 55^\circ\text{C}$			10	
On-State Drain Current ¹	$I_{D(\text{ON})}$	$V_{DS} = 5V, V_{GS} = 4.5V$	5			A
Drain-Source On-State Resistance ¹	$R_{DS(\text{ON})}$	$V_{GS} = 1.8V, I_D = 0.35\text{A}$		384	850	$\text{m}\Omega$
		$V_{GS} = 2.5V, I_D = 0.5\text{A}$		274	765	
		$V_{GS} = 4.5V, I_D = 0.6\text{A}$		213	450	
Forward Transconductance ¹	g_{fs}	$V_{DS} = 5V, I_D = 0.6\text{A}$		2		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = 4.5V, f = 1\text{MHz}$		38		pF
Output Capacitance	C_{oss}			16		
Reverse Transfer Capacitance	C_{rss}			12		
Total Gate Charge ²	Q_g	$V_{DS} = 0.5V_{(\text{BR})\text{DSS}}, V_{GS} = 4.5V, I_D = 0.6\text{A}$		1.4		nC
Gate-Source Charge ²	Q_{gs}			0.4		
Gate-Drain Charge ²	Q_{gd}			0.8		
Turn-On Delay Time ²	$t_{d(\text{on})}$	$V_{DS} = 6V, I_D \geq 0.6\text{ A}, R_{GS} = 6\Omega, V_{GS} = 4.5V$		6		ns
Rise Time ²	t_r			18		
Turn-Off Delay Time ²	$t_{d(\text{off})}$			30		
Fall Time ²	t_f			25		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ\text{C}$)						
Continuous Current	I_S				0.9	A
Forward Voltage ¹	V_{SD}	$I_F = 0.15\text{A}, V_{GS} = 0V$			1.2	V
Reverse Recovery Time	t_{rr}	$V_{DS} = 12V, I_F = 2\text{A}, dI_F/dt = 100\text{ A}/\mu\text{s}$		233		nS
Reverse Recovery Charge	Q_{rr}			630		nC


¹Pulse test : Pulse Width $\leq 300\text{ }\mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.


PZD502CMA

N-Channel Logic Level Enhancement Mode MOSFET


Output Characteristics




Transfer Characteristics




On-Resistance VS Temperature




Capacitance Characteristic



Gate charge Characteristics






Source-Drain Diode Forward Voltage



PZD502CMA

N-Channel Logic Level Enhancement Mode MOSFET



PZD502CMA

N-Channel Logic Level Enhancement Mode MOSFET

Package Dimension

SOT-23 (S) MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	0.9		1	H	0.08		0.2
B	2.25		2.85	I	0.15		0.6
C	1.2		1.4				
D	2.8		3.04				
E	0.89		1.2				
F	0		0.1				
G	0.3		0.5				

