


PZD502CYB


N-Channel Logic Level Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
20V	450mΩ @ $V_{GS} = 4.5V$	0.7A



SOT-523



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Drain-Source Voltage		V_{DS}	20	V
Gate-Source Voltage		V_{GS}	± 8	
Continuous Drain Current	$T_A = 25^\circ C$	I_D	0.7	A
	$T_A = 70^\circ C$		0.6	
Pulsed Drain Current ¹		I_{DM}	2	
Power Dissipation	$T_A = 25^\circ C$	P_D	0.4	W
	$T_A = 70^\circ C$		0.2	
ESD Class	HBM		2	KV
Operating Junction & Storage Temperature Range		T_J, T_{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient ²	$R_{\theta JA}$		280	°C / W

¹Pulse width limited by maximum junction temperature.

²The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz.Copper, in a still air environment with $T_A = 25^\circ C$.The value in any given application depends on the user's specific board design.

PZD502CYB

N-Channel Logic Level Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	20			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	0.35	0.6	1	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 8\text{V}$			± 30	μA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 16\text{V}, V_{\text{GS}} = 0\text{V}$			1	μA
		$V_{\text{DS}} = 10\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 55^\circ\text{C}$			10	
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = 1.8\text{V}, I_D = 0.35\text{A}$		426	850	$\text{m}\Omega$
		$V_{\text{GS}} = 2.5\text{V}, I_D = 0.5\text{A}$		299	765	
		$V_{\text{GS}} = 4.5\text{V}, I_D = 0.6\text{A}$		245	450	
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = 5\text{V}, I_D = 0.6\text{A}$		2		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 10\text{V}, f = 1\text{MHz}$		38		pF
Output Capacitance	C_{oss}			16		
Reverse Transfer Capacitance	C_{rss}			12		
Total Gate Charge ²	Q_g	$V_{\text{DS}} = 10\text{V}, V_{\text{GS}} = 4.5\text{V}$ $I_D = 0.6\text{A}$		1.4		nC
Gate-Source Charge ²	Q_{gs}			0.4		
Gate-Drain Charge ²	Q_{gd}			0.8		
Turn-On Delay Time ²	$t_{\text{d}(\text{on})}$	$V_{\text{DS}} = 6\text{V}, I_D \geq 0.6\text{A}$ $V_{\text{GS}} = 4.5\text{V}, R_{\text{GS}} = 6\Omega$		6		nS
Rise Time ²	t_r			18		
Turn-Off Delay Time ²	$t_{\text{d}(\text{off})}$			30		
Fall Time ²	t_f			25		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ\text{C}$)						
Continuous Current	I_S				0.7	A
Forward Voltage ¹	V_{SD}	$I_F = 0.15\text{A}, V_{\text{GS}} = 0\text{V}$			1.2	V
Reverse Recovery Time	t_{rr}	$V_{\text{DS}} = 12\text{V}$ $I_F = 2\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$		233		nS
Reverse Recovery Charge	Q_{rr}			630		nC


¹Pulse test : Pulse Width $\leq 300\ \mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.


PZD502CYB

N-Channel Logic Level Enhancement Mode MOSFET


Output Characteristics




Transfer Characteristics




On-Resistance VS Temperature




Capacitance Characteristic



Gate charge Characteristics






Source-Drain Diode Forward Voltage



PZD502CYB

N-Channel Logic Level Enhancement Mode MOSFET



PZD502CYB

N-Channel Logic Level Enhancement Mode MOSFET

SOT-523 MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	1.5		1.7	H	0.1		0.2
B	0.9		1.1	J	0		0.1
C	0.15		0.25	K	0.7		0.9
D	1.45		1.75	L		0.55	
E	0.25		0.325	M	0.28		0.44
F		0.5		N	0.75		0.85
G	0.7		0.8				

