

General Description

The QM2404K is the highest performance trench N-ch MOSFETs with extreme high cell density, which provide excellent RDSON and gate charge for most of the small power switching and load switch applications.

The QM2404K meet the RoHS and Green Product requirement with full function reliability approved.

Features

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent Cdv/dt effect decline
- Green Device Available

Product Summary




BVDSS	RDSON	ID
20V	28mΩ	4.8A

Applications

- High Frequency Point-of-Load Synchronous
Small power switching for MB/NB/UMPC/VGA
- Networking DC-DC Power System
- Load Switch

SOT23 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		10s	Steady State	
V_{DS}	Drain-Source Voltage	20		V
V_{GS}	Gate-Source Voltage	± 8		V
$I_D@T_A=25^{\circ}C$	Continuous Drain Current, $V_{GS} @ 4.5V^1$	5.5	4.8	A
$I_D@T_A=70^{\circ}C$	Continuous Drain Current, $V_{GS} @ 4.5V^1$	4.4	3.8	A
I_{DM}	Pulsed Drain Current ²	30		A
$P_D@T_A=25^{\circ}C$	Total Power Dissipation ³	1.32	1	W
$P_D@T_A=70^{\circ}C$	Total Power Dissipation ³	0.84	0.64	W
T_{STG}	Storage Temperature Range	-55 to 150		$^{\circ}C$
T_J	Operating Junction Temperature Range	-55 to 150		$^{\circ}C$

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient ¹	---	125	$^{\circ}C/W$
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹ ($t \leq 10s$)	---	95	$^{\circ}C/W$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	80	$^{\circ}C/W$

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V$, $I_D=250\mu A$	20	---	---	V
$\Delta BV_{DSS}/\Delta T_J$	BVDSS Temperature Coefficient	Reference to 25°C , $I_D=1mA$	---	0.028	---	V/ $^\circ\text{C}$
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=4.5V$, $I_D=4A$	---	22	28	$m\Omega$
		$V_{GS}=2.5V$, $I_D=3A$	---	27	34	
		$V_{GS}=1.8V$, $I_D=2A$	---	34	42	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=250\mu A$	0.3	0.6	1	V
$\Delta V_{GS(th)}$	$V_{GS(th)}$ Temperature Coefficient		---	-3.21	---	mV/ $^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=16V$, $V_{GS}=0V$, $T_J=25^\circ\text{C}$	---	---	1	μA
		$V_{DS}=16V$, $V_{GS}=0V$, $T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 8V$, $V_{DS}=0V$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS}=5V$, $I_D=4A$	---	28	---	S
R_g	Gate Resistance	$V_{DS}=0V$, $V_{GS}=0V$, $f=1MHz$	---	1.4	2.8	Ω
Q_g	Total Gate Charge (4.5V)	$V_{DS}=15V$, $V_{GS}=4.5V$, $I_D=4A$	---	14.8	20.7	nC
Q_{gs}	Gate-Source Charge		---	1.43	2.0	
Q_{gd}	Gate-Drain Charge		---	2.87	4.0	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=10V$, $V_{GS}=4.5V$, $R_G=3.3\Omega$ $I_D=4A$	---	3.8	7.6	ns
T_r	Rise Time		---	40	72	
$T_{d(off)}$	Turn-Off Delay Time		---	42	84	
T_f	Fall Time		---	8.8	17.6	
C_{iss}	Input Capacitance	$V_{DS}=15V$, $V_{GS}=0V$, $f=1MHz$	---	952	1333	pF
C_{oss}	Output Capacitance		---	90	126	
C_{rss}	Reverse Transfer Capacitance		---	79	111	







Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_S	Continuous Source Current ^{1,4}	$V_G=V_D=0V$, Force Current	---	---	4.8	A
I_{SM}	Pulsed Source Current ^{2,4}		---	---	30	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0V$, $I_S=1A$, $T_J=25^\circ\text{C}$	---	---	1.2	V
t_{rr}	Reverse Recovery Time	$IF=4A$, $dI/dt=100A/\mu s$, $T_J=25^\circ\text{C}$	---	8.9	---	nS
Q_{rr}	Reverse Recovery Charge		---	2.9	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 20Z copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- 3.The power dissipation is limited by 150°C junction temperature
- 4.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics



N-Ch 20V Fast Switching MOSFETs




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform