

General Description

The QM2411G is the highest performance trench P-ch MOSFETs with extreme high cell density, which provide excellent RDSON and gate charge for most of the small power switching and load switch applications.

The QM2411G meet the RoHS and Green Product requirement with full function reliability approved.

Features

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent Cdv/dt effect decline
- Green Device Available

Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	-20	V
V_{GS}	Gate-Source Voltage	± 8	V
$I_D@T_A=25^\circ C$	Continuous Drain Current, $V_{GS} @ -4.5V^1$	-3.6	A
$I_D@T_A=70^\circ C$	Continuous Drain Current, $V_{GS} @ -4.5V^1$	-2.9	A
I_{DM}	Pulsed Drain Current ²	-15	A
$P_D@T_A=25^\circ C$	Total Power Dissipation ³	1.5	W
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ C$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ C$

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient ¹	---	85	$^\circ C/W$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	48	$^\circ C/W$

Product Summary





BVDSS	RDSON	ID
-20V	80m Ω	-3.6A

Applications

- High Frequency Point-of-Load Synchronous Small power switching for MB/NB/UMPC/VGA
- Networking DC-DC Power System
- Load Switch

SOT223 Pin Configuration



Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\mu A$	-20	---	---	V
$\Delta BV_{DSS}/\Delta T_J$	BVDSS Temperature Coefficient	Reference to 25°C , $I_D=-1\text{mA}$	---	-0.014	---	V/ $^\circ\text{C}$
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=-4.5V, I_D=-3A$	---	65	80	m Ω
		$V_{GS}=-2.5V, I_D=-2A$	---	80	100	
		$V_{GS}=-1.8V, I_D=-1A$	---	105	130	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=-250\mu A$	-0.3	-0.5	-1.0	V
$\Delta V_{GS(th)}$	$V_{GS(th)}$ Temperature Coefficient		---	2.3	---	mV/ $^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=-16V, V_{GS}=0V, T_J=25^\circ\text{C}$	---	---	-1	μA
		$V_{DS}=-16V, V_{GS}=0V, T_J=55^\circ\text{C}$	---	---	-5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 8V, V_{DS}=0V$	---	---	± 100	nA
gfs	Forward Transconductance	$V_{DS}=-5V, I_D=-3A$	---	12.2	---	S
Q_g	Total Gate Charge (-4.5V)	$V_{DS}=-15V, V_{GS}=-4.5V, I_D=-3A$	---	10.1	14.1	nC
Q_{gs}	Gate-Source Charge		---	1.21	1.7	
Q_{gd}	Gate-Drain Charge		---	2.46	3.4	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=-10V, V_{GS}=-4.5V, R_G=3.3\Omega, I_D=-3A$	---	5.6	11.2	ns
T_r	Rise Time		---	32.2	58	
$T_{d(off)}$	Turn-Off Delay Time		---	45.6	91	
T_f	Fall Time		---	29.2	58.4	
C_{iss}	Input Capacitance	$V_{DS}=-15V, V_{GS}=0V, f=1\text{MHz}$	---	677	948	μF
C_{oss}	Output Capacitance		---	82	115	
C_{riss}	Reverse Transfer Capacitance		---	73	102	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_S	Continuous Source Current ^{1,4}	$V_G=V_D=0V$, Force Current	---	---	-3.6	A
I_{SM}	Pulsed Source Current ^{2,4}		---	---	-15	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0V, I_S=-1A, T_J=25^\circ\text{C}$	---	---	-1	V
t_{rr}	Reverse Recovery Time	$I_F=-3A, dI/dt=100A/\mu s, T_J=25^\circ\text{C}$	---	29	---	nS
Q_{rr}	Reverse Recovery Charge		---	8	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- 3.The power dissipation is limited by 150°C junction temperature
- 4.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J

P-Ch 20V Fast Switching MOSFETs




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform