

N-Ch and P-Ch Fast Switching MOSFETs
General Description

The QM2602S is the highest performance trench N-ch and P-ch MOSFETs with extreme high cell density , which provide excellent RDSON and gate charge for most of the small power switching and load switch applications.

The QM2602S meet the RoHS and Green Product requirement with full function reliability approved.

Features

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- Green Device Available

Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		N-Ch	P-Ch	
V_{DS}	Drain-Source Voltage	20	-20	V
V_{GS}	Gate-Source Voltage	± 8	± 8	V
$I_D @ T_A = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 4.5V^1$	7.7	-4.6	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current, $V_{GS} @ 4.5V^1$	6.2	-3.6	A
I_{DM}	Pulsed Drain Current ²	31	-18.4	A
$P_D @ T_A = 25^\circ C$	Total Power Dissipation ³	1.5	1.5	W
T_{STG}	Storage Temperature Range	-55 to 150	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	-55 to 150	°C

Thermal Data


Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient ¹	---	85	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	25	°C/W

Product Summary


BVDSS	RDSON	ID
20V	16mΩ	7.7 A
-20V	50mΩ	-4.6 A

Applications

- High Frequency Point-of-Load Synchronous Small power switching for MB/NB/UMPC/VGA
- Networking DC-DC Power System
- Load Switch

Dual SOP8 Pin Configuration


N-Ch and P-Ch Fast Switching MOSFETs
N-Channel Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_D=250\mu\text{A}$	20	---	---	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	BVDSS Temperature Coefficient	Reference to 25°C , $I_D=1\text{mA}$	---	0.028	---	$\text{V}/^\circ\text{C}$
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=4.5\text{V}$, $I_D=7\text{A}$	---	13	16	$\text{m}\Omega$
		$V_{\text{GS}}=2.5\text{V}$, $I_D=5\text{A}$	---	18	22	
		$V_{\text{GS}}=1.8\text{V}$, $I_D=4\text{A}$	---	26	32	
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$, $I_D=250\mu\text{A}$	0.3	0.6	1	V
$\Delta V_{\text{GS(th)}}$	$V_{\text{GS(th)}}$ Temperature Coefficient		---	-3.2	---	$\text{mV}/^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=16\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	1	uA
		$V_{\text{DS}}=16\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 8\text{V}$, $V_{\text{DS}}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{\text{DS}}=5\text{V}$, $I_D=7\text{A}$	---	37	---	S
R_g	Gate Resistance	$V_{\text{DS}}=0\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	1.4	2.8	Ω
Q_g	Total Gate Charge (4.5V)	$V_{\text{DS}}=15\text{V}$, $V_{\text{GS}}=4.5\text{V}$, $I_D=7\text{A}$	---	12.3	17.2	nC
Q_{gs}	Gate-Source Charge		---	1.6	2.2	
Q_{gd}	Gate-Drain Charge		---	3	4.2	
$T_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}}=10\text{V}$, $V_{\text{GS}}=10\text{V}$, $R_G=3.3\Omega$	---	3.2	6.4	ns
T_r	Rise Time		---	18	32	
$T_{\text{d(off)}}$	Turn-Off Delay Time		---	29	58	
T_f	Fall Time		---	8	16	
C_{iss}	Input Capacitance	$V_{\text{DS}}=15\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	952	1333	pF
C_{oss}	Output Capacitance		---	90	126	
C_{rss}	Reverse Transfer Capacitance		---	79	111	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,4}	$V_G=V_D=0\text{V}$, Force Current	---	---	7.7	A
I_{SM}	Pulsed Source Current ^{2,4}		---	---	31	A
V_{SD}	Diode Forward Voltage ²	$V_{\text{GS}}=0\text{V}$, $I_s=1\text{A}$, $T_J=25^\circ\text{C}$	---	---	1.2	V
t_{rr}	Reverse Recovery Time	$I_F=7\text{A}$, $dI/dt=100\text{A}/\mu\text{s}$, $T_J=25^\circ\text{C}$	---	10.8	---	nS
Q_{rr}	Reverse Recovery Charge		---	2.4	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The power dissipation is limited by 150°C junction temperature
- 4.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

N-Ch and P-Ch Fast Switching MOSFETs
P-Channel Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)







Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$, $I_D=-250\mu\text{A}$	-20	---	---	V
$\Delta BV_{DSS}/\Delta T_J$	BV_{DSS} Temperature Coefficient	Reference to 25°C , $I_D=-1\text{mA}$	---	-0.016	---	$\text{V}/^\circ\text{C}$
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{GS}=-4.5\text{V}$, $I_D=-4\text{A}$	---	40	50	$\text{m}\Omega$
		$V_{GS}=-2.5\text{V}$, $I_D=-3\text{A}$	---	52	65	
		$V_{GS}=-1.8\text{V}$, $I_D=-1.5\text{A}$	---	72	88	
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=-250\mu\text{A}$	-0.3	-0.5	-1.0	V
$\Delta V_{GS(\text{th})}$	$V_{GS(\text{th})}$ Temperature Coefficient		---	3.97	---	$\text{mV}/^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=-16\text{V}$, $V_{GS}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	1	uA
		$V_{DS}=-16\text{V}$, $V_{GS}=0\text{V}$, $T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 8\text{V}$, $V_{DS}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS}=-5\text{V}$, $I_D=-4\text{A}$	---	13	---	S
Q_g	Total Gate Charge (-4.5V)	$V_{DS}=-15\text{V}$, $V_{GS}=-4.5\text{V}$, $I_D=-4\text{A}$	---	12.1	16.9	nC
Q_{gs}	Gate-Source Charge		---	1.72	2.4	
Q_{gd}	Gate-Drain Charge		---	3	4.2	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=-10\text{V}$, $V_{GS}=-4.5\text{V}$, $R_G=3.3\Omega$, $I_D=-4\text{A}$	---	4.4	8.8	ns
T_r	Rise Time		---	50.6	91	
$T_{d(off)}$	Turn-Off Delay Time		---	45	90	
T_f	Fall Time		---	25	50	
C_{iss}	Input Capacitance	$V_{DS}=-15\text{V}$, $V_{GS}=0\text{V}$, $f=1\text{MHz}$	---	938	1313	pF
C_{oss}	Output Capacitance		---	108	151	
C_{rss}	Reverse Transfer Capacitance		---	96	134	






Diode Characteristics







Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,4}	$V_G=V_D=0\text{V}$, Force Current	---	---	-4.6	A
I_{SM}	Pulsed Source Current ^{2,4}		---	---	-18.4	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0\text{V}$, $I_s=-1\text{A}$, $T_J=25^\circ\text{C}$	---	---	-1	V
t_{rr}	Reverse Recovery Time	$ I = -4\text{A}$, $dI/dt = 100\text{A}/\mu\text{s}$, $T_J=25^\circ\text{C}$	---	25.7	---	nS
Q_{rr}	Reverse Recovery Charge		---	6.7	---	nC






Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The power dissipation is limited by 150°C junction temperature
- 4.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

N-Channel Typical Characteristics

Fig.1 Typical Output Characteristics

Fig.3 Forward Characteristics Of Reverse

Fig.5 Normalized $V_{GS(th)}$ vs. T_J
N-Ch and P-Ch Fast Switching MOSFETs

Fig.2 On-Resistance vs. Gate-Source

Fig.4 Gate-Charge Characteristics

Fig.6 Normalized R_{DSON} vs. T_J


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Gate Charge Waveform

P-Channel Typical Characteristics

Fig.1 Typical Output Characteristics

Fig.3 Forward Characteristics of Reverse

Fig.5 Normalized $V_{GS(th)}$ vs. T_J
N-Ch and P-Ch Fast Switching MOSFETs

Fig.2 On-Resistance vs. G-S Voltage

Fig.4 Gate-Charge Characteristics

Fig.6 Normalized $R_{DS(on)}$ vs. T_J

N-Ch and P-Ch Fast Switching MOSFETs

Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Gate Charge Waveform