# SingleChip 3-Axis Accelerometer QMA6981



The QMA6981 is a single chip three-axis accelerometer. This surface-mount, small sized chip has integrated acceleration transducer with signal condition ASIC, sensing tilt, motion, shock and vibration, targeted for applications such as screen rotation, step counting, sleep quality, gaming and personal navigation in mobile and wearable smart devices.

The QMA6981 is based on our state-of-the-art, high resolution single crystal silicon MEMS technology. Along with custom-designed 10-bit ADC ASIC, it offers the advantages of low noise, high accuracy, low power consumption, and offset trimming. The I<sup>2</sup>C serial bus allows for easy interface.

The QMA6981 is in a 2x2x0.95mm3 surface mount 12-pin land grid array (LGA) package.

## **FEATURES**

- 3-Axis Accelerometer in a 2x2x0.95 mm<sup>3</sup> Land Grid Array Package (LGA), guaranteed to operate over a temperature range of -40 °C to +85 °C.
- 10 Bit ADC with low noise accelerometer sensor
- I<sup>2</sup>C Interface with Standard and Fast modes.
- Built-In Self-Test
- Wide range operation voltage (2.4V To 3.6V) and low power consumption (27-50µA low power conversion current)
- Integrated FIFO with a depth of 32 frames
- RoHS compliant , halogen-free
- Built–in motion algorithm

## BENEFIT

- Small size for highly integrated products. Signals have been digitized and factory trimmed.
- High resolution allows for motion and tilt sensing
- High-Speed Interfaces for fast data communications.
   Maximum 2000Hz data output rate
- Enables low-cost functionality test after assembly in production
- Automatically maintains sensor's sensitivity under wide operation voltage range and compatible with battery powered applications
- For higher Data-Read rate
- Environmental protection and wide applications
- Low power and easy applications including step counting, sleep quality, gaming and personal navigation




## CONTENTS

COI	NTENTS		2
1	INTERN	AL SCHEMATIC DIAGRAM	3
	1.1	Internal Schematic Diagram	3
2	SPECIFIC	CATIONS AND I/O CHARACTERISTICS	
	2.1	Product Specifications	4
	2.2	Absolute Maximum Ratings	5
	2.3	I/O Characteristics	5
3	PACKAC	E PIN CONFIGURATIONS	5
	3.1	Package 3-D View	5
	3.2	Package Outlines	
4	EXTERN	AL CONNECTION	8
	4.1	Dual Supply Connection	8
	4.2	Single Supply connection.	8
5	BASIC D	EVICE OPERATION	9
	5.1	Acceleration Sensors	9
	5.2	Power Management	9
	5.3	Power On/Off Time	9
	5.4	Communication Bus Interface I <sup>2</sup> C and Its Addresses	.10
	5.5	Internal Clock	.10
6	MODES	OF OPERATION	.10
	6.1	Modes Transition	.10
	6.2	Description of Modes	.12
7	Functions	and interrupts	.13
	7.1	POL_INT	.13
	7.2	FOB_INT	.14
	7.3	STEP/STEP_QUIT INT	.14
	7.4	TAP_INT	.15
	7.5	LOW-G_INT	
	7.6	HIGH-G_INT	
	7.7	DRDY_INT	.17
	7.8	FIFO_INT	
	7.9	Interrupt configuration	. 19
8	I <sup>2</sup> C COM	MUNICATION PROTOCOL	
	8.1	I <sup>2</sup> C Timings	.20
	8.2	I <sup>2</sup> C R/W Operation	.20
9	REGISTE	ERS	.21
	9.1	Register Map	
	9.2	Register Definition	.24

## 1 INTERNAL SCHEMATIC DIAGRAM

## 1.1 Internal Schematic Diagram



## Figure 1. Block Diagram

### Table 1. Block Function

Block	Function
Transducer	3 axis acceleration sensor
CVA	Charge-to-Voltage amplifier for sensor signals
Interrupt	Digital interrupt engine, to generate interrupt signal on data conversion,
	FIFO, and motion function
FIFO	Embedded 32-level FIFO
FSM	Finite state machine, to control device in different mode
12C	Interface logic data I/O
OSC	Internal oscillator for internal operation
Power	Power block, including LDO

## **2** SPECIFICATIONS AND I/O CHARACTERISTICS

## 2.1 Product Specifications

## Table 2. Specifications (\* Tested and specified at 25°C except stated otherwise.)

Parameter	Conditions	Min	Тур	Max	Unit
Supply voltage	AVDD, for internal blocks	2.4	3.3	3.6	V
I/O voltage	DVDD, for IO only	1.7	3.3	3.6	V
Standby current	DVDD and AVDD on.		2		μA
Low power current	BW=500 Hz, ODR=1 Hz		27		μA
Low power current	BW=500 Hz, ODR=10 Hz		29		μA
Low power current	BW=500 Hz, ODR=20 Hz		31		μA
Low power current	BW=500 Hz, ODR=40 Hz		37		μA
Low power current	BW=500 Hz, ODR=100 Hz		50		μA
Full run current	All blocks on, device in run state		220	300	uA
Sleep current	For analog, AFE is off, BG, Transducer and oscillator are on or in low power mode For digital, only counter and FSM are on	C	55	2	uA
Deep sleep current	For analog, only BG and oscillator are on For digital, only counter and FSM are on		26		uA
BW	Programmable bandwidth		3.9~50 0		Hz
Data output rate (ODR)	4*BW (ODRH=1)		15.6~2 000		Samples /sec
Conversion time	in full speed		1/(4*B W)		mS
Startup time	From the time when VDD reaches to 90% of final value to the time when device is ready for conversion		2		mS
Wakeup time	From the time device enters into active mode to the time device is ready for conversion		1		mS
Operating temperature		-40		85	°C
Acceleration Full Range	Y		+-2 +-4 +-8		G
Sensitivity	FS=±2g		256		LSB/G
Sensitivity	FS=±4g		128		LSB/G
Sensitivity	FS=±8g		64		LSB/G
Sensitivity Temperature Drift	FS=±2g, Normal VDD Supplies		±0.02		%/K
Sensitivity tolerance	Gain accuracy		+-5		%
Zero-g offset	FS=±2g, Normal VDD Supplies		80		mg
Zero-g offset Temperature Drift	FS=±2g, Normal VDD Supplies		2		mg/K
Noise density	FS=±2g, run state		800		ug/sqrtHz
Nonlinearity	FS=±2g, Best fit straight line,		±0.5		%FS
Cross Axis Sensitivity			1		%

## 2.2 Absolute Maximum Ratings

Parameters	Condition	Min	Max	Units
VDD		-0.3	5.4	V
VDDIO		-0.3	5.4	V
ESD	HBM		2	kV
Shock Immunity	Duration < 200uS		10000	Gee
Storage temperature		-50	150	°C

### Table 3. Absolute Maximum Ratings (Tested at 25°C except stated otherwise.)

## 2.3 I/O Characteristics

### Table 4. I/O Characteristics

Parameter	Symbol	Pin	Condition	Min.	TYP.	Max.	Unit
Voltage Input	V <sub>IH</sub> 1	SDA, SCL		0.7*VD		VDDIO+	V
High Level 1				DIO		0.3	
Voltage Input	V <sub>IL</sub> 1	SDA, SCL		-0.3		0.3*VD	V
Low Level 1						DIO	
Voltage Output	V <sub>OH</sub>	INT1, INT2	Output Current	0.8*VD			V
High Level			≥-100uA	DIO			
Voltage Output	V <sub>OL</sub>	INT1, INT2,	Output Current			0.2*VD	V
Low Level		SDA	≤100uA(INT)			DIO	
			Output Current				
			≤1mA (SDA)				

## **3 PACKAGE PIN CONFIGURATIONS**

## 3.1 Package 3-D View

Arrow indicates direction of G field that generates a positive output reading in normal measurement configuration.






Table 5. Pin Configurations

PIN No.	PIN NAME	I/O	Power Supply	TYPE	Function
1	AD0	Ι	VDD	CMOS	LSB of I <sup>2</sup> C address
2	SDA	I/O	VLOGIC	CMOS	Serial data for I <sup>2</sup> C
3	VDDIO			Power	Power supply for digital interface
4	NC				Not Open to Customer
5	INT1	0	VLOGIC	CMOS	Interrupt 1
6	INT2	0	VLOGIC	CMOS	Interrupt 2
7	VDD			Power	Power supply to internal block

8	GNDIO		Power	Ground for digital interface
9	GND		Power	Ground for internal block
10	NC			Not Open to Customer
11	NC			Not Open to Customer
12	SCK	VLOGIC	CMOS	Serial clock for I <sup>2</sup> C


## 3.2 Package Outlines

## 3.2.1 Package Type

LGA (Land Grid Array)

### 3.2.2 Package Outline Drawing:

2.0mm (Length)\*2.0mm (Width)\*0.95mm (Height)



## Figure 3. Package Outline Drawing

0.275

0.325

0.010

0.012


0.014

0.225

QST Corporation

L

Marking: 3.2.3



Marking format and specification:

- Laser marking, marking font: Arial
   Marking dimensions: (Unit: mm)

	А	В	С	D	Е	F	G	Н	Pin 1	Letter style
Customer(T)	2	1.4	0.3	0.65	1.175	1.7	2	0.3	0.3	Arial
ChipMOS(T)	2	1.38	0.283	0.662	1.171	1.667	2	0.294	0.296	Arial


3) Offset tolerance: ±0.2mm

4) Marking definition:


Marking Text	Description	Comments
Line 1	Product Name	4 alphanumeric digits stand for product serials, such as "6981" stand for QMA6981 serials product.
Line 2	Y: the last digital of year CCC: lot code	3 alphanumeric digits, variable to generate mass production trace-code
Line3	P: Part number S: Sub-con ID	P: 1 alphanumeric digits, fixed to identify part number, such as "A" stand for the part number QMA6981A2. S: 1 alphanumeric digits, variable identify sub-con, such as "C" stand for ChipMOS.
	Pin 1 identifier	Pin1 marking is positioned accordingly with unfilled-corner PIN on substrate.

## **4 EXTERNAL CONNECTION**

## 4.1 Dual Supply Connection



## 4.2 Single Supply connection



## **5 BASIC DEVICE OPERATION**

## 5.1 Acceleration Sensors

The QMA6981 acceleration sensor circuit consists of tri-axial sensors and application specific support circuits to measure the acceleration of device. With a DC power supply is applied to the sensor two terminals, the sensor converts any accelerating incident in the sensitive axis directions to a differential voltage output.

## 5.2 Power Management

Device has two power supply pins. VDD is the main power supply for all of the internal blocks, including analog and digital. VDDIO is a separate power supply, for digital interface only. There is no limitation on the voltage levels of VDD and VDDIO relative to each other, as long as they are within operating range.

The device contains a power-on-reset generator. It generates reset pulse as power on, which can load the register's default value, for the device to function properly.

To make sure the POR block functions well, we should have such constrains on the timing of VDD.

The device should turn-on both power pins in order to operate properly. When the device is powered on, all registers are reset by POR, then the device transits to the standby mode and waits for further commends.

Table 6 provides references for four power states. Transitions between power state 2 and power state 3 are prohibited, due to leakage current concerns.

Power State	VDD	VLOGIC	Power State description	
1	0V	0V	Device Off, No Power Consumption	
2	0V	1.7v~3.6v	Device Off, Unpredictable Leakage Current or VLOGIC due to Floating Node.	
3	2.4v~3.6v	0	Device Off, Same Current as Standby Mode	
4	2.4v~3.6v	1.7v~3.6v	Device On, Normal Operation Mode, Enters Standby Mode after POR	

#### Table 6: Power States

## 5.3 Power On/Off Time

After the device is powered on, some time periods are required for the device fully functional. The external power supply requires a time period for voltage to ramp up (PSUP), it is typically 50 milli-second. However it isn't controlled by the device. The Power –On –Reset time period (PORT) includes time to reset all the logics, load values in NVM to proper registers, enter the standby mode and get ready for analogy measurements. The power on/off time related to the device is in Table 7.

### Table 7. Time Required for Power On/Off

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
POR	PORT	Time Period After VDD and			350	uS
Completion		VLOGIC at Operating Voltage				
Time		to Ready for I <sup>2</sup> C Commend				
		and Analogy Measurement.				
Power off	SDV	Voltage that Device Considers			0.2	V
Voltage		to be Power Down.				
Power on	PINT	Time Period Required for	100			uS
Interval		Voltage Lower Than SDV to				
		Enable Next POR				




Figure 7. Power On/Off Timing

## 5.4 Communication Bus Interface I<sup>2</sup>C and Its Addresses

This device will be connected to a serial interface bus as a slave device under the control of a master device, such as the processor. Control of this device is carried out via I<sup>2</sup>C.

This device is compliant with I<sup>2</sup>C -Bus Specification, document number: 9398 393 40011. As an I<sup>2</sup>C compatible device, this device has a 7-bit serial address and supports I<sup>2</sup>C protocols. This device supports standard and fast speed modes, 100kHz and 400kHz, respectively. External pull-up resistors are required to support all these modes.

There are two I<sup>2</sup>C addresses selected by connecting pin 1 (AD0) to GND or VDD. The first six MSB are hardware configured to "001001" and the LSB can be configured by AD0.

### Table 8. I2C Address Options

AD0 (pin 10)	I <sup>2</sup> C Slave Address(HEX)	I <sup>2</sup> C Slave Address(BIN)
Connect to GND	12	0010010
Connect to VDD	13	0010011

If more I<sup>2</sup>C address options are required, please contact factory for metal layer changes.


## 5.5 Internal Clock

The device has an internal clock for internal digital logic functions and timing management. This clock is not available to external usage.

## 6 MODES OF OPERATION

## 6.1 Modes Transition

The device has two different operational modes, controlled by register (11H), mode bit. The main purpose of these modes is for power management. The modes can be transited from one to another, as shown below, through  $I^2C$  commends of changing mode bits. The default mode is Standby.



### Figure 8. Basic operation flow after power-on

The default mode after power on is standby mode. Through I2C instruction, device can switch between standby mode and active mode. With SOFTRESET by writing 0xB6 into register 0x36, all of the registers will get default values. SOFTRESET can be done both in active mode and in standby mode. Also, by writing 1 in NVM\_LOAD (0x33<3>) when device is in active mode, the NVM related image registers will get default value from NVM, however, other registers will keep the values of their own.




Figure 9. The work mode transferring

## 6.2 Description of Modes

### 6.2.1 Active Mode

In active mode, there are two states, run state, and deep sleep state.

#### 6.2.1.1 Sleep State

In sleep state, whole signal chain is off, including analog and digital signal conditioning. And the rest blocks are on, including REF and OSC.

### 6.2.1.2 Run State

In run state, the ADC digitizes the charge signals from transducer, and digital signal processor conditions these signals in digital domain, processes the interrupts, and send data into FIFO (accessible through register 0x3F) and Data registers (0x01~0x06). After the signal conditioning, the signal chain will be off and ASIC enters back into sleep state, leaves timer and FSM on. Also in sleep state, reference and power blocks are on. This mode can also be called as power cycling. The power cycling duty is configurable through state registers SLEEP\_DUR (0x11<3:0>). Device can enter into active mode by setting MODE\_BIT (0x11<7>) to logic 1.

Besides the power cycling, device can also be configured as FULLRUN, by setting SLEEP\_DUR=0000b. In this setting, no sleep state in the active mode, and device consumes most power, deliver the data most frequently.

### 6.2.1.3 Self-test State

In active mode, when user set SELFTEST\_BIT (0x32<7>) to logic 1, ASIC will generate self-test signal onto the transducer, which transfer to electro-static force, to move the transducer. SELF\_TEST\_SIGN (0x32<2>) is used to set the force to negative.

For proper function of self-test, user should set SELFTEST\_BIT to logic 1 for at least 4mS, for the settling of transducer due to self-test force.

User can compare the data before self-test with that after self-test. If the difference between these two data is larger than value listed in following, the device functions well. Also, please make sure that no external acceleration is added on the device.

	X axis	Y axis	Z axis
Effective self-test signal	0.3g	0.3g	0.3g

After done the self-test, please set the SELFTEST\_BIT back to logic 0.

### 6.2.2 Standby Mode

In standby mode, most of the blocks are off, while device is ready for access through I2C. Standby mode is the default mode after power on or soft reset. Device can enter into this mode by set the soft reset register (0x36) to 0xB6 or set the MODE\_BIT (0x11<7>) to logic 0.

Besides the above two modes, device also contains NVM loading state. This state is used to reset the value of the NVM related image registers. There are two bits related to this state. When NVM\_LOAD (0x33<3>) is set to 1, NVM loading starts. When device is in NVM loading state, NVM\_RDY (0x33<2>) is set to logic 0 by device. After NVM loading finished, NVM\_RDY (0x33<2>) is set back to logic 1 by device, and NVM\_LOAD is reset to 0 by device automatically. NVM loading can only happen when NVM\_LOAD is set to 1 in active mode. If user set this NVM\_LOAD bit to 1 in standby mode, device will not take the action until the device enters into active state by setting MODE\_BIT (0x11<7>) to logic 1.

After loading NVM, the device will enter into standby mode directly. The loading time for NVM is about 100uS.

## 7 Functions and interrupts

ASIC support interrupts, such as POL\_INT, FOB\_INT (4D/6D), FLAT\_INT, FF\_INT, TAP\_INT, SHK\_INT, SLO\_NO\_MOT\_INT, DRDY\_INT, FIFO\_INT, LPF, etc. (these functions are first priority) Also we support SLOPE\_INT, HPF, high-g?, low-g, I2C watch dog timer, etc. (these functions are second priority) If necessary, we support Master I2C and FIFO for mag. (these are third priority) And, if necessary, we support SPI. (this is fourth priority)

## 7.1 POL\_INT

The POL \_INT stands for Portrait or Landscape interrupt, responses to the device in portrait direction or landscape direction. It includes 4 different event types, left, right, up and down events. The different type event stored and can be read from register ORIENT (0x0D<2:0>).

POLA(0x0D<2:0>)	Left	Right	Down	Up	comments
000	0	0	0	0	unknown
001	1	0	0	0	Left/Landscape
010	0	1	0	0	Right/Landscape
101	0	0	1	0	Down/portrait
110	0	0	0	1	Up/portrait

All different event can be detected by comparing the threshold set by register UD\_X\_TH(0x2D),RL\_Y\_TH(0x2F) with the sensor data , also have dependency on comparing result between the Z sensor readings and the register UD\_Z\_TH(0x2C) and RL\_Z\_TH(0x2E). Hysteresis can be introduced to the angle by decreasing a small offset for the threshold registers. All angle data inside the Hysteresis area will be regarded as unknown status in the orient status register (0x0D<2:0>).

Below Table shows the condition for kinds of orient events generation, the default threshold for X, Y is set to 40 degrees

Event	Х		Y		Z
Up	X >UD_X_TH	X <0			Z  <ud_z_th< th=""></ud_z_th<>
Down	X >UD_X_TH	X >0			Z  <ud_z_th< th=""></ud_z_th<>
Right			Y >RL_Y_TH	Y <0	Z  <rl_z_th< th=""></rl_z_th<>
Left			Y >RL_Y_TH	Y >0	Z  <rl_z_th< th=""></rl_z_th<>

For the registers settings, all the orient events threshold 1 LSB bit stand for 3.9mg. For Z axis, it is 8-bit signed 2's complement number ranged from 0.3g to 1.29g, default value 0 as stands for 0.8g. X, Y axis are unsigned data, default value A4 stands for 640mg which angel be regards as 40 degree ,there will be around 10 degree dead band left. The degree value for event can be calculated by the equal  $\arcsin(0.0039^*ud_x_th)$  or  $\arcsin(0.0039^*rl_y_th)$ .

The related interrupt status bit is ORIENT\_INT (0x09<6>). When the POL status changed, the value of ORIENT\_INT will be set to logic 1, and this will be cleared after the interrupt status register is read by user. ORIENT\_EN (0x16<6>) is the enable bit for the POL\_INT. Also, to get this interrupt on PIN\_INT1 and/or PIN\_INT2, we need to set INT1\_ORIENT (0x19<6>) or INT2\_ORIENT (0x1B<6>) to logic 1, to map the internal interrupt to the interrupt PINs.

## 7.2 FOB\_INT

The Front/back event detected by comparing Z axis data with a low g value, ranged from 0.1g to 0.6g, which is defined by FB\_Z\_TH(0x30). The comparing condition shows below:

Event	X	Ŷ	Z
Front			Z >FB_TH Z>0
Back			Z >FB_TH Z<0

The 2 different type events are stored and can be read from register ORIENT (0x0D<4:3>)

FOB(0x0D<4:3>)	status
00	unknown
01	Front
10	Back
11	Reserved

Angle between the Z-axis and g can have the relationship:

Acc\_Z=1g X cos(theta).

Each threshold will introduce a dark area, which the Front/Back status cannot be recognized, the dark area angel is +/- (90-theta).

When the threshold register value is 0x00, the default value stands for 0.1g, and 1 LSB is 2mg. the minimum angel between sensor and g direction should be 84 degree, so the dark area should be  $\pm$ -6 degree. When the value is 0xFF, the dark area should be  $\pm$ -37 degree.

The related interrupt status bit is FOB\_INT (0x09<7>). When the FOB status changed, the value of FOB\_INT will be set to logic 1, and this will be cleared after the interrupt status register is read by user. FOB\_EN (0x16<6>) is the enable bit for the FOB\_INT. Also, to get this interrupt on PIN\_INT1 and/or PIN\_INT2, we need to set INT1\_FOB (0x19<7>) or INT2\_FOB (0x18<7>) to logic 1, to map the internal interrupt to the interrupt PINs.

## 7.3 STEP/STEP\_QUIT INT

The STEP/STEP\_QUIT detect that the user is entering/exiting step mode. When the user enter into step mode, at least one axis sensor data will vary periodically, by numbering the variation periods the step counter can be calculated.




Figure 10. STEP/STEP\_QUIT

Median data (max+min) /2 is called dynamic threshold, the max and min data can be updated by certainly samples, the sample number can be set by register STEP\_SAMPLE\_CNT (0x12). When the sensor data decreasing (or increasing) through the dynamic threshold, a user run step is detected.

Register STEP\_PRECISION (0x13) is used as threshold when updating the new collected sensor data. Sensor data below the threshold will be discarded, this helps removing unstable variations causing failed detection. The run step event happened at certain interval timing. All of the events outside the timing window will not be regarded as a run step and the step counter will not counted. The timing window can be set by register STEP\_TIME\_UP(0x15) and STEP\_TIME\_LOW(0x14), the conversion ODR numbers ranged from STEP\_TIME\_LOW \*ODR to 8\* STEP\_TIME\_UP\*ODR . Also if no new run step event detected until the up limited timing threshold, STEP\_QUIT INT will generation.

To remove unstable variation which will cause failing STEP event detection, only after 4 continuous step detected, it will be considered as valid step events, also the step counter register STEP\_CNT\_LSB/ STEP\_CNT\_MSB (0x1C,0x1D) will updated immediately by value 4, interrupt STEP is generated as well.

The related interrupt status bit is STEP\_INT (0x0A<4 >) and STEP\_QUIT\_INT (0x0A<3>). When the interrupt is generated, the value of STEP\_INT/ STEP\_QUIT\_INT will be set to logic 1, and this will be cleared after the interrupt status register is read by user. STEP\_EN/STEP\_QUIT\_EN (0x16<3>/0x16<2>) is the enable bit for the STEP\_INT/STEP\_QUIT\_INT. Also, to get this interrupt on PIN\_INT1 and/or PIN\_INT2, we need to set INT1\_STEP (0x1A<3>)/INT1\_STEP\_QUIT (0x19<2>) or INT2\_STEP (0x1A<4>) /INT2\_STEP\_QUIT (0x1B<2>) to logic 1, to map the interrupt to the interrupt PINs.

## 7.4 TAP\_INT


Tap detection allows the device to detect the events such as clicking or double clicking of a touch-pad. A tap event is detected if a pre-defined slope (absolute value of acceleration difference) of the acceleration of at least one axis is exceeded. The tap detection includes single tap (TAPS) and double tap (TAPD). A 'Single tap' is a single event within a certain time, followed by a certain quiet time. A 'double tap' consists of a first such event followed by a second event within a defined time frame.

Single tap interrupt can be enabled (disabled) by setting '1' ('0') to bit (0x16) S\_TAP\_EN. The double tap detection can be enabled (disabled) by setting '1' ('0') to (0x16) D\_TAP\_EN.

The status of single tap interrupt is stored in (0x0A) S\_TAP\_INT, the status of double tap interrupt is stored in (0x0A) D\_TAP\_INT.

The slope threshold for detecting a tap event is set by register (0x2B) TAP\_TH. The meaning of an LSB of (0x2B) TAP\_TH depends on the selected g-range: 1 LSB of the (0x2B) TAP\_TH is 62.5mg in 2g-range, 125mg in 4g-range, 250mg in 8g-range.

In figure the timing for single tap and double tap is visualized:



### Figure 11. Timing of tap detction

The parameters (0x2A) TAP\_SHOCK and (0x2A) TAP\_QUIET are effect in both single tap and double tap detection, while (0x2A) TAP\_DUR is effect in double tap detection only. Within the duration of (0x2A) TAP\_SHOCK, any slope exceeding (0x2B) TAP\_TH after the first event will be ignored. Contrary to this, within duration of (0x2A) TAP\_QUIET, no slope exceeding (0x2B) TAP\_TH must occur, otherwise the first event will be cancelled. A single tap interrupt is generated after the combined duration of (0x2A) TAP\_SHOCK and (0x2A) TAP\_QUIET. The interrupt is cleared after a delay of 12.5ms.

A double tap interrupt is generated if an event fulfilling the conditions for a single tap occurs within the duration defined by (0x2A) TAP\_DUR after the completion of the first tap event. The interrupt is cleared after a delay of 12.5ms.

For each of parameter (0x2A) TAP\_SHOCK and (0x2A) TAP\_QUIET two values are selectable. By writing '0' ('1') to bit (0x2A) TAP\_SHOCK, the duration of (0x2A) TAP\_SHOCK is set to 50ms (75ms). By writing '0' ('1') to bit (0x2A) TAP\_QUIET, the duration of (0x2A) TAP\_QUIET is set to 30ms (20ms). The duration of (0x2A) TAP\_DUR can be set by (0x2A) TAP\_DUR bits:

TAP_DUR	Duration of TAP_DUR
000	50ms
001	100ms
010	150ms
011	200ms
100	250ms
101	375ms
110	500ms
111	700ms

The axis which triggered the interrupt is indicated by bits (0x0B) TAP\_FIRST\_X, (0x0B) TAP\_FIRST\_Y, and (0x0B) HIGH\_FIRST\_Z. The bit corresponding to the triggering axis contains a '1' while the other bits hold a '0'. These bits hold until new interrupt is triggered.

The sign of the triggering acceleration is stored in bit (0x0B) TAP\_SIGN. If the (0x0C) HIGH\_SIGN = '0' ('1'), the sign is positive (negative). This bit holds until new interrupt is triggered.

## 7.5 LOW-G\_INT

The low-g interrupt is based on the comparison of acceleration data against a low-g threshold for the detection of free-fall.

The low-g interrupt is enabled (disabled) by writing logic '1' ('0') to bits (0x17) LOW\_EN. There are two modes available, 'single' mode and 'sum' mode. In 'single' mode, the acceleration of each axis is compared with the threshold; in 'sum' mode, the sum of absolute value of all accelerations  $|acc_x| + |acc_y| + |acc_z|$  is compared with the threshold. The mode is selected by the contents of the (0x24) LOW\_MODE bit: '0' means 'single' mode, '1' means 'sum' mode.

The low-g threshold is set through the (0x23) LOW\_TH register. 1 LSB of (0x23) LOW\_TH always corresponds to an acceleration of 7.81mg (increment is independent from g-range setting).

A hysteresis can be set with the (0x24) LOW\_HYST bits. 1 LSB of (0x24) LOW\_HYST always corresponds to an acceleration of 125mg (as well, increment is independent from g-range setting).

The low-g interrupt is generated if the absolute values of the acceleration of all axes ('and' relation, in case of 'single' mode) or their sum (in case of 'sum' mode) are lower than the threshold for at least the time defined by the (0x22) LOW\_DUR register. The interrupt is reset if the absolute value of the acceleration of at least one axis ('or' relation, in case of 'single' mode) or the sum of absolute values (in case of 'sum' mode) is higher than the threshold plus the hysteresis for at least one data acquisition. The relation between the content of (0x25) LOW\_DUR and the actual delay of the interrupt generation is delay =  $[(0x22) LOW_DUR+1]^*2ms$ . The interrupt status is stored in bit (0x0B) LOW\_INT.

## 7.6 HIGH-G\_INT

The high-g interrupt is based on the comparison of acceleration data against a high-g threshold for the detection of shock or other high-acceleration events.

The high-g interrupt is enabled (disabled) per axis by writing logic '1' ('0') to bits (0x17) HIGH\_EN\_X, (0x17) HIGH\_EN\_Y, and (0x17) HIGH\_EN\_Z, respectively. The high-g threshold is set through the (0x26) HIGH\_TH register. The meaning of an LSB of (0x26) HIGH\_TH depends on the selected g-range: it corresponds to 7.81mg in 2g-range (15.63mg in 4g-range, 31.25mg in 8g-range).

A hysteresis can be set with the (0x24) HIGH\_HYST bits. Analogously to the (0x26) HIGH\_TH, the meaning of an LSB of (0x24) HIGH\_HYST depends on the selected g-range: it corresponds to 125mg in 2g-range (250mg in 4g-range, 500mg in 8g-range).

The high-g interrupt is generated if the absolute value of the acceleration data of at least one of the enabled axes ('or' relation) is higher than the threshold for at least the time defined by the (0x25) HIGH\_DUR register. The interrupt is reset if the absolute value of the acceleration of all enabled axes ('and' relation) is lower than the threshold minus the hysteresis. The relation between the content of (0x25) HIGH\_DUR and the actual delay of the interrupt generation is delay = [(0x25) HIGH\_DUR+1]\*2ms.

The interrupt status is stored in bit (0x09) HIGH\_INT. The axis which triggered the interrupt is indicated by bits (0x0C) HIGH\_FIRST\_X, (0x0C) HIGH\_FIRST\_Y, and (0x0C) HIGH\_FIRST\_Z. The bit corresponding to the triggering axis contains a '1' while the other bits hold a '0'. These bits hold until new interrupt is triggered. The sign of the triggering acceleration is stored in bit (0x0C) HIGH\_SIGN. If the (0x0C) HIGH\_SIGN = '0' ('1'), the sign is positive (negative). This bit holds until new interrupt is triggered.

## 7.7 DRDY\_INT

The width of the acceleration data is 10 bits, in two's complement representation. The data of each axis is split into 2 parts, the MSB part (one byte contains bit 11 to bit 4) and the LSB part (one byte contains bit 3 to bit 0). Reading data should start with LSB part. When user is reading the LSB byte of data, to ensure the integrity of the acceleration data, the content of MSB can be locked, by setting SHADOW\_DIS (0x21<6>) to logic 0. This lock function can be disabled by setting SHADOW\_DIS to logic 1. Without lock, the MSB and LSB content will be updated by new value immediately. The bit NEW\_DATA in the LSB byte is the flag of the new data. If new data is updated, this NEW\_DATA flag will be 1, and will be cleared when corresponding MSB or LSB is read by user. Also user should note that, even with SHADOW\_DIS=0, the data of 3 axes are not guaranteed from the same time point. If user need all of the 3 axes data from the same time point, please use FIFO. Detailed information, user can refer to 6.8.

If SLEEP\_DUR is set to be 0000, then the data can be filtered by low-pass filter, with bandwidth is set by BW (0x10<4:0>). If SLEEP\_DUR is set to be other values, the data also can be averaged in different way (set by BW). In any conditions, the data stored in data registers are offset-compensated.

The device supports four different acceleration measurement ranges. The range is setting through RANGE (0x0F<3:0>), and the details as following:

-										
	RANGE	Acceleration	Resolution							
		range								
	0001	2g	3.9mg/LSB							
	0010	4g	7.8mg/LSB							
	0100	8g	15.6mg/LSB							
ĺ	Others	Reserved	0.98mg/LSB							

The interrupt for the new data serves for the synchronous data reading for the host. It is generated after storing a new value of z-axis acceleration data into data register. This interrupt will be cleared automatically when the next data conversion cycle starts, when SLEEP\_DUR is not set to 0000b. When device is in full run (SLEEP DUR=0000), the interrupt will be effective about 128us, and automatically cleared. The interrupt mode for the new data is fixed to be non-latched.

## 7.8 FIFO\_INT

The device has integrated FIFO memory, capable of storing up to 32 frames, with each frame contains three 10 bits words, for acceleration data of x, y, and z axis. All of the 3 axes acceleration are sampled at same point in time line.

The FIFO can be configured as three modes, FIFO mode, STREAM mode, and BYPASS mode. FIFO mode.

In FIFO mode, the acceleration data of selected axes are stored in the buffer memory. If enabled, a watermark interrupt can be triggered when the buffer filled up to the defined level. The buffer will continuously be filled until the fill level reaches to 32. When the buffer is full, data collection stops, and the new data will be ignored. Also, FIFO FULL interrupt will be triggered when enabled.

STREAM mode

In STREAM mode, the acceleration data of selected axes will be stored into the buffer until the buffer is full. The buffer's depth is 31 now. When the buffer is full, data collection continues, and the oldest data is discarded. If enabled, a watermark interrupt will be triggered when the fill level reached to the defined level. Also, when buffer is full, FIFO\_FULL interrupt will be triggered if enabled. If any old data is discarded, the FIFO\_OR (0x0E<7>) will be set to be logic 1.

**BYPASS** mode

In BYPASS mode, only the current acceleration data of selected axes can be read out from the FIFO. The FIFO acts like the STREAM mode with a depth of 1. Compare to reading directly from data register, this mode has the advantage of ensuring the package of xyz data are from same point of time line. The data registers are updated sequentially and have chance for the xyz data sampled in different time. Also, if any old data is discarded, the FIFO OR will be set to be logic 1, similar as that in stream mode.

The FIFO mode can be configured by setting FIFO\_MODE (0x3E<7:6>).

FIFO_MODE	Mode
00	BYPASS
01	FIFO
10	STREAM
11	FIFO

User can select the acceleration data of which axes to be stored in the FIFO. This configuration can be done by setting FIFO\_CH (0x3E<1:0>), where '00b' for x-, y-, and z-axis, '01b' for x-axis only, '10b' for y-axis only, '11b' for z-axis only.

If all the 3 axes data are selected, the format of data read from 0x3F is as follows

Il all the o axee										
X	LSB	XMSB	YLSB YMSB		ZLSB	ZMSB				
These comprise		frame								

I hese comprise one frame

If only one axis is enabled, the format of data read from 0x3F is as follows YMSB

YLSB

These comprise one frame

If the frame is not read completely, the remaining parts of the frame will be discarded.

If the FIFO is read beyond the FIFO fill level, all zeroes will be read out.

FIFO\_FRAME\_COUNTER (0x0E<6:0>) reflects the current fill level of the buffer. If additional data frames are written into the buffer when the FIFO is full (in Stream mode or Bypass mode), then, FIFO\_OR (0x0E<7>) is set to 1. This FIFO\_OR can be considered as flag of discarding old data.

When a write access to one of the FIFO configuration registers (0x3E) or (0x31) occurs, the FIFO buffer will be cleared, the FIFO fill level indication register FIFO\_FRAME\_COUNTER (0x0E<6:0>) will be cleared, and the FIFO\_OR (0x0E<7>) will be cleared.

As mentioned, FIFO controller contains two interrupts, FIFO\_FULL interrupt, and watermark interrupt. These two interrupts are functional in all the FIFO operating modes.

The watermark interrupt is triggered when the fill level of buffer reached to the level that is defined by register FIFO\_WM\_TRIGGER (0x31<5:0>), if the interrupt is enabled by setting INT\_FWM\_EN (0x17<6>) to logic 1 and INT1\_FWM (0x1A<1>) or INT2\_FWM (0x1A<6>) is set.

The FIFO\_FULL interrupt is triggered when the buffer has been fully filled. In FIFO mode, the fill level is 32, and in STREAM mode the fill level is 31, in BYPASS mode the fill level is 1. To enable the FIFO\_FULL interrupt, INT\_FFULL (0x17<5>) should be set to 1, and INT1\_FFULL (0x1A<2>) or INT2\_FFULL (0x1A<7>) should be set to 1.

The status of watermark interrupt and fifo full interrupt can be read through INT\_STAT (0x0A). After soft-reset, the watermark interrupt and FIFO full interrupt are disabled.

For the FIFO to recollect the data, user should reconfigure the register FIFO\_MODE. (consult with app team)

## 7.9 Interrupt configuration

The device has the above 8 interrupt engines. Each of the interrupts can be enabled and configured independently. If the trigger condition of the enabled interrupt fulfilled, the corresponding interrupt status bit will be set to logic 1, and the mapped interrupt pin will be activated. The device has two interrupt PINs, INT1 and INT2. Each of the interrupts can be mapped to either PIN or both PINs.

The interrupt status registers update when a new data word is written into the data registers. If an interrupt is disabled, the related active interrupt status bit is disabled immediately.

The interrupt sequence is like the following

New data conversion, with or without filtering, judge the interrupt condition, new data written to data register, update interrupt status registers, trig associated interrupts, set mapped interrupt PINs, clear interrupts (depending on the interrupt mode), waiting for next data conversion.

Device supports 2 interrupt modes, non-latched, and latched mode. The interrupt modes are set through LATCH\_INT (0x21<0>).

In non-latched mode, the interrupt status bit and the mapped interrupt pin are cleared as soon as the associated conditions are no more valid, or read operation to the INT\_STAT (0x09~0x0b). Exceptions to this are the new data, orientation, and flat interrupts, which are automatically reset after a fixed time.

In latched mode, the clearings of the interrupt status and selected pin are determined by INT\_RD\_CLR (0x21<7>). If INT\_RD\_CLR=0, read operation to the INT\_STAT will clear the interrupt and the selected pin. If INT\_RD\_CLR=1, any read operation to the device will clear the interrupt and the selected pin.

If the condition for trigging the interrupt still holds, the interrupt status will be set again with the next change of the data registers.

Mapping the interrupt pins can be set by INT\_MAP (0x19~0x1B).

The electrical interrupt pins can be set INT\_PIN\_CONF (0x20<3:0>). The active logic level can be set to 1 or 0, and the interrupt pin can be set to open-drain or push-pull.

If the interrupt mode is configured as latched mode, the interrupt can also be cleared by I2C reading any of the interrupt status register ( $0x09 \sim 0x0c$ ). (should confirm with application team, check 0x21<7>)

## 8 I<sup>2</sup>C COMMUNICATION PROTOCOL

## 8.1 I<sup>2</sup>C Timings

Below table and graph describe the I<sup>2</sup>C communication protocol times

### Table 9. I2C Timings

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
SCL Clock	f <sub>scl</sub>		0		400	kHz 🗸
SCL Low Period	t <sub>low</sub>		1			μS
SCL High Period	t <sub>high</sub>		1			μS
SDA Setup Time	t <sub>sudat</sub>		0.1			μS
SDA Hold Time	t <sub>hddat</sub>		0		0.9	μS
Start Hold Time	t <sub>hdsta</sub>		0.6			μS
Start Setup Time	t <sub>susta</sub>		0.6			μS
Stop Setup Time	t <sub>susto</sub>		0.6			μS
New Transmission Time	t <sub>buf</sub>		1.3			μS
Rise Time	t <sub>r</sub>					μS
Fall Time	t <sub>f</sub>					μS




Figure 12. I<sup>2</sup>C Timing Diagram

## 8.2 I<sup>2</sup>C R/W Operation

### 8.2.1 Abbreviation

### Table 10. Abbreviation

SACK	Acknowledged by slave
MACK	Acknowledged by master
NACK	Not acknowledged by master
RW	Read/Write

### 8.2.2 Start/Stop/Ack

START: Data transmission begins with a high to transition on SDA while SCL is held high. Once I<sup>2</sup>C transmission starts, the bus is considered busy.

STOP: STOP condition is a low to high transition on SDA line while SCL is held high.


ACK: Each byte of data transferred must be acknowledged. The transmitter must release the SDA line during the acknowledge pulse while the receiver mush then pull the SDA line low so that it remains stable low during the high period of the acknowledge clock cycle.

NACK: If the receiver doesn't pull down the SDA line during the high period of the acknowledge clock cycle, it's recognized as NACK by the transmitter.

## 8.2.3 I<sup>2</sup>C Write

I<sup>2</sup>C write sequence begins with start condition generated by master followed by 7 bits slave address and a write bit (R/W=0). The slave sends an acknowledge bit (ACK=0) and releases the bus. The master sends the one byte register address. The slave again acknowledges the transmission and waits for 8 bits data which shall be written to the specified register address. After the slave acknowledges the data byte, the master generates a stop signal and terminates the writing protocol.

### Table 11. I2C Write




## 8.2.4 I<sup>2</sup>C Read

 $I^2C$  write sequence consists of a one-byte  $I^2C$  write phase followed by the  $I^2C$  read phase. A start condition must be generated between two phase. The  $I^2C$  write phase addresses the slave and sends the register address to be read. After slave acknowledges the transmission, the master generates again a start condition and sends the slave address together with a read bit (R/W=1). Then master releases the bus and waits for the data bytes to be read out from slave. After each data byte the master has to generate an acknowledge bit (ACK = 0) to enable further data transfer. A NACK from the master stops the data being transferred from the slave. The slave releases the bus so that the master can generate a STOP condition and terminate the transmission.

The register address is automatically incremented and more than one byte can be sequentially read out. Once a new data read transmission starts, the start address will be set to the register address specified in the current  $I^2C$  write command.

### Table 12. I2C Read



## 9 REGISTERS

## 9.1 Register Map

The table below provides a list of the 8-bit registers embedded in the device and their respective function and addresses

### Table 13. Register Map

Addr	Name	Description	B7	B6	B5	B4	B3	B2	B1	B0	Defa ult	R/ W
0x00	CHIP_ID	CHIP ID	For produ	For product version						0xB0	RW	
0x01	DXL	LSB of X data	DX<1:0>							NEW_ DATA_ X	0x00	R

0x02	DXM	MSB of X	DX<9:2>								0x00	R	1
		data											
0x03	DYL	LSB of Y data	DY<1:0>							NEW_ DATA_ Y	0x00	R	
0x04	DYM	MSB of Y data	DY<9:2>								0x00	R	
0x05	DZL	LSB of Y data	DZ<1:0>							NEW_ DATA_ Z	0x00	R	
0x06	DZM	MSB of Y data	DZ<9:2>							2	0x00	R	
0x07	STEP_C	LSB	STEP_C	NT_LSB							0x00	RW	
0x08	NT	MSB	STEP_C	NT_MSB							0x00	RW	1
0x09	INT_STA										0xFF	R	1
0x0a	T		FOB_I NT	ORIEN T_INT	S_TAP _INT	D_TAP _INT	STEP_ INT	STEP_ QUIT I	STEP_ UNSIM		0x00	R	
					_			NT	ILAR				
0x0b				FIFO_ WM_I NT	FIFO_ FULL_ INT	DATA_ INT	LOW_I NT	HIGH_ INT			0x00	R	
0x0c			TAP_S IGN	TAP_F IRST_ Z	TAP_F IRST_ Y	TAP_F IRST_ X	HIGH_ SIGN	HIGH_ FIRST Z	HIGH_ FIRST Y	HIGH_ FIRST _X	0x00	R	
0x0d	-		STEP_ CNT_	2	T	FOB<1:0	)>	ORIENT			0x00	R	
0x0e	FIFO_ST AT		OVFL FIFO_ OR	FIFO_FF	RAME_COU	JNTER<6:0	>				0x00	R	
0x0f	RANGE						RANGE<	<3:0>			0x00	RW	1
0x10	BW				ODRH	BW<4:0>	>				0x00	RW	1
0x11	POWER		MODE	DSLP	PRESET	<1:0>	SLEEP_	DUR<3:0>			0x00	RW	
0x12	STEP_C ONF		_BIT STEP_ STAR			STEP_S	AMPLE_CO	OUNT<4:0>			0x0C	RW	
0x13	-		T STEP_ CLR	STEP_P	RECISION	<6:0>			•		0x00	RW	
0x14				ME_LOW				7			0x00	RW	1
0x15			STEP_T	ME_UP							0xFF	RW	1
0x16	INT_EN		FOB_ EN	ORIEN T_EN	S_TAP _EN	D_TAP _EN	STEP_ EN	STEP_ QUIT_ EN	STEP_ UNSIM ILAR_ EN		0x00	RW	
0x17	-			INT_F WM_E	INT_F FULL_	DATA_ EN	LOW_ EN	HIGH_ EN_Z	HIGH_ EN_Y	HIGH_ EN_X	0x00	RW	
0x18	-			N INT_S RC_S	EN INT_S RC_D	INT_S RC_T					0x00	RW	
0x19	INT_MAP		INT1_ FOB	TEP INT1_ ORIEN T	ATA INT1_ S_TAP	AP INT1_ D_TAP	INT1_ STEP	INT1_ STEP_ QUIT	INT1_ STEP_ UNSIM		0x00	RW	
0x1A	-			INT1_	INT1_	INT1_	INT1_	INT1_	IL		0x00	RW	
0x1B			INT2_ FOB	FWM INT2_ ORIEN T	FFULL INT2_ S_TAP	DATA INT2_ D_TAP	LOW INT2_ STEP	HIGH INT2_ STEP_ QUIT	INT2_ STEP_ UNSIM		0x00	RW	
0x1C				INT2_ FWM	INT2_ FFULL	INT2_ DATA	INT2_ LOW	INT2_ HIGH	IL		0x00	RW	
0x1D			1						•	•	0x00	RW	
0x1E		J	PEAK_B	<5:0>						IISMATC	0x00	RW	
0x1F			VALLEY	B<5:0>					H_B<1:0	>	0x00	RW	4
0x1F 0x20	INTPIN_C	Interrupt PIN					INT2_	INT2_	INT1_	INT1_	0x00 0x05	RW	1
0120	FG	configuration					OD	LVL	OD	LVL	0.00	1.1.1	
0x21	INT_CFG	Interrupt configuration	INT_R D_CL R	SHAD OW_D IS	INT_P ULSE					LATC H_INT	0x00	RW	
0x22	LOW_HI		LOW_DU		1	1	1	•	•	1	0x09	RW	
0x23	GH_G		LOW_TH								0x30	RW	
0x24			HIGH_H	YST<1:0				LOW_ MODE	LOW_H	YST<1:0>	0x81	RW	
	1		> HIGH_D	UR	I	1	I	IVIOUE	1		0x0F	RW	ł
			HIGH_D								0.01		•
0x25			HIGH_D								0xC0	RW	
0x25 0x26	OS_CUS			-							0xC0 0x00	RW RW	
0x25 0x26 0x27	OS_CUS T		HIGH_TH	H ST_X							0x00	RW	
0x25 0x26			HIGH_TH OS_CUS	H ST_X ST_Y									•

0x2B						TAP_TH	<4:0>				0x0A	RW
0x2C	4D6D		PL_Z_TH	1							0x00	RW
0x2D			UD_X_TH	ID_X_TH							0xA4	RW
0x2E			RL_Z_T⊦	1							0x00	RW
0x2F			RL_Y_TH	4							0xA4	RW
0x30			ORIEN T DB	FB_Z_TH	H<6:0>						0x00	RW
			DIS									
0x31	FIFO_WT	FIFO water			FIFO_W	TMK_LVL<	5:0>				0x00	RW
	MK	mark level										
0x32	ST_CFG		SELFT EST B			SELFT EST A	SINGL E EN	SELFT ESET	SELFTE	ST_AXIS	0x00	RW
			ESI_B			MP/EN	E_EN_ STEP	SIGN	<1:0>		1	
						_PK_V LY						
0x33	NVM_CF		UNLO				NVM_	NVM_	NVM_		0x04	RW
0.01	G		CK_3F VALLEY	A<5:0>			LOAD	RDY	PROG		0.00	
0x34	-		PEAK A	-					STEP N	ISMATC	0x00	RW
0x35			PEAK_A	<0.0>					H_A<1:0		0x00	RW
0x36	SR	Soft reset	SOFT_R	ESET: 0xB	6, NVM_UN	NLOCK: 0x8	B3				0x00	RW
0x37	TRIM		OFFSET	_X<10:8>		GAIN_Z<	<9:8>	OFFSET	_Y<10:8>		NVM	RW
0x38			OFFSET	_X<7:0>							NVM	RW
0x39			OFFSET	_Y<7:0>							NVM	RW
0x3A			OFFSET	_Z<7:0>							NVM	RW
0x3B			GAIN_X								NVM	RW
0x3C			GAIN_Y							_	NVM	RW
0x3D	]		GAIN_Z<	:7:0>							NVM	RW
0x3E	FIFO_CF	FIFO	FIFO_MC	DDE<1:0					FIFO_CH	H<1:0>	0x00	RW
	G	configuration	>									
0x3F	FIFO	FIFO register	FIFO_DA	TA							0x00	R

#### **Register Definition** 9.2

Bit7									
	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
Device ID								RW	
his registe	er is used to ic	lentify the dev	ice						
Register 0x	(01 ~ 0x02 (D	XL, DXM)							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
DX<1:0>							NEWDAT	R	0x00
N .0.0							A_X	<b>D</b>	0.00
DX<9:2> DX:	1	Obits accelera	tion data of x	-channel Thi	s data is in tw	o's compleme	ont	R	0x00
NEWDATA		, acceleration							
	C	, acceleration	data of x-cha	innel has not	been updated	since last rea	ading		
	-00 0.04 (D)								
it7	03 ~ 0x04 (D Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
)Y<1:0>	Dito	Dito	DIL4	Dito	Ditz	DICI	NEWDAT	R	0x00
							A_Y		
Y<9:2>								R	0x00
Y:		Obits accelera							
EWDATA		, acceleration							
	ť	), acceleration	data or y-cha	innei nas not	been updated	since last rea	ading		
egister 0x	(05 ~ 0x06 (D	ZL, DZM)							
it7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
Z<1:0>							NEWDAT	R	0x00
							A_Z		
Z<9:2>			the state of a					R	0x00
Z: EWDATA		Obits acceleration							
		, acceleration							
	C C			inner nas not	been upuated	Since last lea	ung		
							0.		
egister 0x	07 ~ 0x08 (ID	))							
t7	07 ~ 0x08 (ID Bit6	) Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
it7	Bit6 「_LSB	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R	Default 0x00
it7 TEP_CN1	Bit6 F_LSB STEP_CN1	Bit5	1		Bit2	Bit1	Bit0		
TEP_CN	Bit6 F_LSB STEP_CNT F_LSB 1	Bit5 F_MSB The least signit	ficant 8 bits of	f step count	Bit2	Bit1	BitO	R	0x00
it7 TEP_CN1	Bit6 F_LSB STEP_CNT F_LSB 1	Bit5	ficant 8 bits of	f step count	Bit2	Bit1	Bit0	R	0x00
it7 TEP_CN1 TEP_CN1	Bit6 F_LSB STEP_CNT F_LSB 1	Bit5 F_MSB The least signit	ficant 8 bits of	f step count	Bit2	Bit1	Bit0	R	0x00
it7 TEP_CN1 TEP_CN1 TEP_CN1	Bit6 F_LSB STEP_CNT F_LSB 1	Bit5 F_MSB The least signit The most signit	ficant 8 bits of	f step count	Bit2	Bit1	Bit0	R	0x00
it7 TEP_CN1 TEP_CN1 TEP_CN1 egister 0x it7	Bit6 LSB STEP_CNT LSB T LSB: T 0a (INT_STA Bit6	Bit5 F_MSB The least signif The most signif T0) Bit5	ficant 8 bits of ficant 8 bits of Bit4	f step count f step count Bit3	Bit2	Bit1	Bit0	R R R/W	0x00 0x00 Default
TEP_CNT TEP_CNT TEP_CNT TEP_CNT egister 0x	Bit6 STEP_CNT STEP_CNT LSB T LSB: T 0a (INT_STA Bit6 ORIENT_I	Bit5 T_MSB The least signif The most signif T0) Bit5 S_TAP_I	ficant 8 bits of ficant 8 bits of Bit4 D_TAP_I	f step count f step count Bit3 STEP_IN	Bit2 STEP_Q	Bit1 STEP_UN		R R	0x00 0x00
t7 TEP_CNT TEP_CNT TEP_CNT egister 0x t7 DB_INT	Bit6 <u>STEP_CN</u> <u>STEP_CN</u> <u>LSB</u> <u>LSB</u> <u>COa (INT_STA</u> <u>Bit6</u> ORIENT_I NT	Bit5 <u>F_MSB</u> The least signif The most signif T0) Bit5 S_TAP_I NT	ficant 8 bits of ficant 8 bits of Bit4 D_TAP_I NT	f step count f step count Bit3 STEP_IN T	Bit2	Bit1		R R R/W	0x00 0x00 Default
t7 TEP_CNT TEP_CNT TEP_CNT egister 0x t7 OB_INT	Bit6 F_LSB STEP_CNT F_LSB T COa (INT_STA Bit6 ORIENT_I NT 1	Bit5 The least signif The most signif T0) Bit5 S_TAP_I NT , front-back in	ficant 8 bits of ficant 8 bits of Bit4 D_TAP_I NT terrupt active	f step count f step count Bit3 STEP_IN T	Bit2 STEP_Q	Bit1 STEP_UN		R R R/W	0x00 0x00 Default
ITEP_CNT TEP_CNT TEP_CNT TEP_CNT egister 0x t7 DB_INT DB_INT:	Bit6 F_LSB STEP_CNT F_LSB T COa (INT_STA Bit6 ORIENT_I NT 1 0 1 0 1 0 1 0 0 1 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	Bit5 F_MSB The least signif The most signif T0) Bit5 S_TAP_J NT , front-back in 0, front-back in	ficant 8 bits of ficant 8 bits of Bit4 D_TAP_I NT terrupt active terrupt inactive	f step count f step count Bit3 STEP_IN T	Bit2 STEP_Q	Bit1 STEP_UN		R R R/W	0x00 0x00 Default
it7 TEP_CN1 TEP_CN1 TEP_CN1 egister 0x it7 OB_INT OB_INT:	Bit6           r_LSB           STEP_CNT           r_LSB         T           r_LSB:         T           c0a (INT_STA           Bit6           ORIENT_I           NT           1           COT	Bit5 The least signif The most signif T0) Bit5 S_TAP_I NT , front-back in	ficant 8 bits of ficant 8 bits of Bit4 D_TAP_I NT terrupt active terrupt inactive	f step count f step count Bit3 STEP_IN T	Bit2 STEP_Q	Bit1 STEP_UN		R R R/W	0x00 0x00 Default
it7 TEP_CNT TEP_CNT TEP_CNT egister 0x it7 OB_INT OB_INT OB_INT: RIENT_IN	Bit6           r_LSB           STEP_CNT           r_LSB           r_LSB:           T           Mail (INT_STA           Bit6           ORIENT_I           NT           1           00           1           0           0           1           0           0           0           0           1           0 <tr t=""></tr>	Bit5 Teleast signif The least signif The most signif TO) Bit5 S_TAP_I NT , front-back in , orient interru , orient interru , single tap int	ficant 8 bits of ficant 8 bits of D_TAP_I NT terrupt active terrupt inactive upt active terrupt active	f step count f step count f step count Bit3 STEP_IN T	Bit2 STEP_Q	Bit1 STEP_UN		R R R/W	0x00 0x00 Default
it7 TEP_CNT TEP_CNT TEP_CNT eggister 0x it7 OB_INT OB_INT OB_INT: PRIENT_IN	Bit6           r_LSB           STEP_CNT           r_LSB           r_LSB:           T           00a (INT_STA           Bit6           ORIENT_I           NT           1           COT:	Bit5 The least signif The most signif The most signif TO) Bit5 S_TAP_I NT , front-back in , orient interru , orient interru , single tap inf 0, single tap inf	ficant 8 bits of ficant 8 bits of D_TAP_I NT terrupt active terrupt inactive upt inactive terrupt active terrupt active	f step count f step count f step count Bit3 STEP_IN T /e	Bit2 STEP_Q	Bit1 STEP_UN		R R R/W	0x00 0x00 Default
it7 TEP_CNT TEP_CNT TEP_CNT egister 0x it7 OB_INT OB_INT OB_INT: RIENT_IN	Bit6           r_LSB           STEP_CNT           r_LSB           r_LSB:           T           Bit6           ORIENT_I           NT           1           CT:           1           CT:           1           CT:           1           CT:           1           CT:           1           CT:	Bit5 F_MSB The least signif The most signif The most signif TO) Bit5 S_TAP_I NT , front-back in , orient interru , single tap inf , double tap inf	ficant 8 bits of ficant 8 bits of D_TAP_I NT terrupt active terrupt active upt inactive terrupt active terrupt active terrupt active	f step count f step count f step count Bit3 STEP_IN T /e	Bit2 STEP_Q	Bit1 STEP_UN		R R R/W	0x00 0x00 Default
it7 TEP_CNT TEP_CNT TEP_CNT egister 0x it7 OB_INT OB_INT OB_INT: RIENT_IN _TAP_IN	Bit6           r_LSB           STEP_CNT           r_LSB           r_LSB:           T           Bit6           ORIENT_I           NT:           1           CT:           1           CT:           1           CT:           1           CT:           0	Bit5 F_MSB The least signif The most signif The most signif TO) Bit5 S_TAP_I NT , front-back in , orient interru , orient interru , single tap inf , double tap inf , double tap inf	ficant 8 bits of ficant 8 bits of Bit4 D_TAP_I NT terrupt active terrupt active terrupt active terrupt active terrupt active terrupt active terrupt active terrupt active	f step count f step count f step count Bit3 STEP_IN T re	Bit2 STEP_Q	Bit1 STEP_UN		R R R/W	0x00 0x00 Default
it7 TEP_CNT TEP_CNT TEP_CNT egister 0x it7 OB_INT OB_INT OB_INT: PRIENT_IN	Bit6           r_LSB           STEP_CNT           r_LSB           T_LSB           T_LSB           Bit6           ORIENT_I           NT           1           COT           T:           T:           T:           T:           T:           T:           T:           T:           T:	Bit5 F_MSB The least signif The most signif TO) Bit5 S_TAP_I NT , front-back in , orient interru , orient interru , single tap inf , double tap inf , double tap irr , step valid inf	ficant 8 bits of ficant 8 bits of ficant 8 bits of D_TAP_I NT terrupt active terrupt active terrupt active terrupt active terrupt inactive terrupt inactive terrupt inactive terrupt inactive	f step count f step count f step count Bit3 STEP_IN T re	Bit2 STEP_Q	Bit1 STEP_UN		R R R/W	0x00 0x00 Default
IIT TEP_CNT TEP_CNT TEP_CNT TEP_CNT OB_INT OB_INT OB_INT: PRIENT_IN TAP_INT TEP_INT:	Bit6           r_LSB           STEP_CNT           r_LSB           r_LSB:           T           00a (INT_STA           Bit6           ORIENT_I           NT           1           COT:           1           COT:           1           0           0           0           0           0           1           0           0           1           0           1           0           1           1           0           1           0           1           0           1           0           1           0           1           1           1           1           1           1           1	Bit5 F_MSB The least signif The most signif TO) Bit5 S_TAP_J NT , front-back in , orient interru , single tap inf , double tap inf , double tap inf , double tap inf , step valid inf , step valid inf	Bit4 D_TAP_I NT terrupt active terrupt active terrupt inactive terrupt inactive terrupt inactive terrupt inactive terrupt inactive terrupt inactive terrupt inactive terrupt is active	e e f step count f step count STEP_IN T re	Bit2 STEP_Q	Bit1 STEP_UN		R R R/W	0x00 0x00 Default
it7 TEP_CNT TEP_CNT TEP_CNT TEP_CNT OB_INT OB_INT OB_INT: RIENT_IN TAP_INT TEP_INT:	Bit6           r_LSB           STEP_CNT           r_LSB           r_LSB:           T           00a (INT_STA           Bit6           ORIENT_I           NT:           1           CT:           1 <td< td=""><td>Bit5 F_MSB The least signif The most signif The most signif TO) Bit5 S_TAP_I NT , front-back in , orient interru , orient interru , orient interru , orient interru , orient interru , single tap ini , double tap in , double tap ini , double tap ini , step valid ini , step valid ini , step quit inter , step quit in</td><td>ficant 8 bits of ficant 8 bits of ficant 8 bits of D_TAP_I NT terrupt active terrupt active terrupt active terrupt active terrupt active terrupt active terrupt inactiv terrupt is active terrupt is active errupt is active</td><td>e e e e e e e e e e e e e e e e e e e</td><td>Bit2 STEP_Q</td><td>Bit1 STEP_UN</td><td></td><td>R R R/W</td><td>0x00 0x00 Default</td></td<>	Bit5 F_MSB The least signif The most signif The most signif TO) Bit5 S_TAP_I NT , front-back in , orient interru , orient interru , orient interru , orient interru , orient interru , single tap ini , double tap in , double tap ini , double tap ini , step valid ini , step valid ini , step quit inter , step quit in	ficant 8 bits of ficant 8 bits of ficant 8 bits of D_TAP_I NT terrupt active terrupt active terrupt active terrupt active terrupt active terrupt active terrupt inactiv terrupt is active terrupt is active errupt is active	e e e e e e e e e e e e e e e e e e e	Bit2 STEP_Q	Bit1 STEP_UN		R R R/W	0x00 0x00 Default
IIT TEP_CNT TEP_CNT TEP_CNT TEP_CNT OB_INT OB_INT OB_INT OB_INT TEP_INT TEP_INT TEP_QUI	Bit6           r_LSB           STEP_CNT           r_LSB           r_LSB:           T           GOa (INT_STA           Bit6           ORIENT_I           NT:           1           CT:           1 <td< td=""><td>Bit5 F_MSB The least signif The most signif The most signif To) Bit5 S_TAP_I NT , front-back in , orient interru , single tap inf , double tap ir , step valid inf , step quit inte , step quit inte , step unsimila</td><td>ficant 8 bits of ficant 8 bits of ficant 8 bits of D_TAP_I NT terrupt active terrupt active terrupt active terrupt active terrupt active terrupt active terrupt is active</td><td>e e ve ve ve ve ce tive o ve ve ce</td><td>Bit2 STEP_Q</td><td>Bit1 STEP_UN</td><td></td><td>R R R/W</td><td>0x00 0x00 Default</td></td<>	Bit5 F_MSB The least signif The most signif The most signif To) Bit5 S_TAP_I NT , front-back in , orient interru , single tap inf , double tap ir , step valid inf , step quit inte , step quit inte , step unsimila	ficant 8 bits of ficant 8 bits of ficant 8 bits of D_TAP_I NT terrupt active terrupt active terrupt active terrupt active terrupt active terrupt active terrupt is active	e e ve ve ve ve ce tive o ve ve ce	Bit2 STEP_Q	Bit1 STEP_UN		R R R/W	0x00 0x00 Default
it7 TEP_CNT TEP_CNT TEP_CNT TEP_CNT OB_INT OB_INT OB_INT RIENT_IN TAP_INT TEP_INT TEP_INT	Bit6           r_LSB           STEP_CNT           r_LSB           r_LSB:           T           GOa (INT_STA           Bit6           ORIENT_I           NT:           1           CT:           1 <td< td=""><td>Bit5 F_MSB The least signif The most signif The most signif TO) Bit5 S_TAP_I NT , front-back in , orient interru , orient interru , orient interru , orient interru , orient interru , single tap ini , double tap in , double tap ini , double tap ini , step valid ini , step valid ini , step quit inter , step quit in</td><td>ficant 8 bits of ficant 8 bits of ficant 8 bits of D_TAP_I NT terrupt active terrupt active terrupt active terrupt active terrupt active terrupt active terrupt is active</td><td>e e ve ve ve ve ce tive o ve ve ce</td><td>Bit2 STEP_Q</td><td>Bit1 STEP_UN</td><td></td><td>R R R/W</td><td>0x00 0x00 Default</td></td<>	Bit5 F_MSB The least signif The most signif The most signif TO) Bit5 S_TAP_I NT , front-back in , orient interru , orient interru , orient interru , orient interru , orient interru , single tap ini , double tap in , double tap ini , double tap ini , step valid ini , step valid ini , step quit inter , step quit in	ficant 8 bits of ficant 8 bits of ficant 8 bits of D_TAP_I NT terrupt active terrupt active terrupt active terrupt active terrupt active terrupt active terrupt is active	e e ve ve ve ve ce tive o ve ve ce	Bit2 STEP_Q	Bit1 STEP_UN		R R R/W	0x00 0x00 Default
IIT TEP_CNT TEP_CNT TEP_CNT TEP_CNT OB_INT OB_INT OB_INT OB_INT: TEP_INT TEP_INT TEP_INT TEP_UNS	Bit6           r_LSB           STEP_CNT           r_LSB:           T_LSB:           T_LSB:           Bit6           ORIENT_I           NT           1           T:           1           C           NT:           1           C           NT:           1           C           T:           1           C           T:           1           C           SIMILAR:           C	Bit5 F_MSB The least signif The most signif The most signif To) Bit5 S_TAP_I NT , front-back in , orient interru , single tap inf , orient interru , single tap inf , ouble tap inf , step valid inf , step valid inf , step unsimila	ficant 8 bits of ficant 8 bits of ficant 8 bits of D_TAP_I NT terrupt active terrupt active terrupt active terrupt active terrupt active terrupt active terrupt is active	e e ve ve ve ve ce tive o ve ve ce	Bit2 STEP_Q	Bit1 STEP_UN		R R R/W	0x00 0x00 Default
it7 TEP_CNT TEP_CNT TEP_CNT TEP_CNT egister 0x it7 OB_INT OB_INT RIENT_IN TEP_INT TEP_INT TEP_UNS Egister 0x	Bit6           r_LSB           STEP_CNT           r_LSB:           T_LSB:           T_LSB:           Ga (INT_STA           Bit6           ORIENT_I           NT           1           T:           1           C           NT:           1           C           NT:           1           C           NT:           1           C           NT:           1           C           SIMILAR:           C           COb (INT_STA	Bit5 F_MSB The least signif The most signif The most signif To) Bit5 S_TAP_I NT , front-back in , orient interru , single tap inf , orient interru , single tap inf , ouble tap inf , step valid inf , step valid inf , step unsimila , step unsimila T1)	ficant 8 bits of ficant 8 bits of ficant 8 bits of D_TAP_I NT terrupt active terrupt inactive terrupt active terrupt active terrupt active terrupt is active	e e ve ve active inactive	Bit2 STEP_Q UIT_INT	Bit1 STEP_UN SIMILAR	Bit0	R R R/W R	0x00       0x00       0x00
it7 TEP_CNT TEP_CNT TEP_CNT TEP_CNT egister 0x it7 OB_INT OB_INT OB_INT OB_INT: PRIENT_IN TEP_INT: TEP_INT: TEP_QUI TEP_QUI	Bit6           F_LSB           STEP_CNT           F_LSB           T_LSB           T_LSB           Bit6           ORIENT_I           NT           1           COA           T           OB           T_LSB           T           OT           T:           T:           T:           T:           T:           T:           T:           C           SIMILAR:           Bit6	Bit5 F_MSB The least signif The most signif The most signif To) Bit5 S_TAP_I NT , front-back in , orient interru , single tap inf , oduble tap inf , step valid inf , step valid inf , step quit inte , step unsimila ), step unsimila , step unsimila ), step unsimila T1) Bit5	ficant 8 bits of ficant 8 bits of D_TAP_I NT terrupt active terrupt inactive terrupt active terrupt active terrupt active terrupt active terrupt is active	e e e ve ve e e ve ve re e b ve re e b ve ve re e b ve ve re e b ve ve re e b ve ve re b ve ve s ve ve ve ve ve ve ve ve ve ve ve ve ve	Bit2 STEP_Q UIT_INT	Bit1 STEP_UN		R R R R	0x00       0x00       0x00
it7 TEP_CNT TEP_CNT TEP_CNT TEP_CNT egister 0x it7 OB_INT OB_INT OB_INT TEP_INT TEP_INT TEP_UNS TEP_UNS egister 0x	Bit6           r_LSB           STEP_CNT           r_LSB:           T_LSB:           T_LSB:           Ga (INT_STA           Bit6           ORIENT_I           NT           1           T:           1           C           NT:           1           C           NT:           1           C           NT:           1           C           NT:           1           C           SIMILAR:           C           COb (INT_STA	Bit5 F_MSB The least signif The most signif The most signif To) Bit5 S_TAP_I NT , front-back in , orient interru , single tap inf , orient interru , single tap inf , ouble tap inf , step valid inf , step valid inf , step unsimila , step unsimila T1)	ficant 8 bits of ficant 8 bits of ficant 8 bits of D_TAP_I NT terrupt active terrupt inactive terrupt active terrupt active terrupt active terrupt is active	e e ve ve active inactive	Bit2 STEP_Q UIT_INT	Bit1 STEP_UN SIMILAR	Bit0	R R R/W R	0x00       0x00       0x00

1, FIFO watermark interrupt active 0, FIFO watermark interrupt inactive 1, FIFO full interrupt active FIFO\_WM\_INT:

FIFO\_FULL\_INT:

0, FIFO full interrupt inactive

- 1, data ready interrupt active 0, data ready interrupt inactive

**QST** Corporation

DATA\_INT:

LOW_INT:	1, low-g interrupt active
	0, low-g interrupt inactive
HIGH_INT:	1, high-g interrupt active
	0, high-g interrupt inactive

#### Register 0x0c (INT\_STAT2)

Tregister und		12)							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
TAP_SIG	TAP_FIR	TAP_FIR	TAP_FIR	HIGH_SI	HIGH_FI	HIGH_FI	HIGH_FI	R	0x00
Ν	ST_Z	ST_Y	ST_X	GN	RST_Z	RST_Y	RST_X		
TAP_SIGN:	1	, sign of tap tr	iggering is ne	gative					
		), sign of tap tr							
TAP_FIRST	_Z: 1	, tap interrupt	is triggered b	y Z axis					
		), tap interrupt							
TAP_FIRST	_	, tap interrupt							
		), tap interrupt							
TAP_FIRST	_	, tap interrupt							
		), tap interrupt							
HIGH_SIGN		, sign of high-							
		), sign of high-			e				
HIGH_FIRS		, high-g interr							
		), high-g interr			S				
HIGH_FIRS		, high-g interr							
		), high-g interr			S				
HIGH_FIRS		, high-g interr							
	C	), high-g interr	upt is not trigg	jered by X axi	S				

#### Register 0x0d (INT\_STAT3)

Bit7 Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
STEP_CN		FOB<1:0>	•	ORIENT<2	2:0>		R	0x00
T_OVFL								
STEP_CNT_OVFL:	1, step counte							
	0, step counte	r is not over-	flowed					
FOB<1:0>:	00, device is in							
	01, device is i							
	10, device is in	n back orient	ation					
	11, reserved							
ORIENT<2:0>:	000, device is							
	001, device is							
	010, device is	•	tation					
	011, reserved							
	100, reserved							
	101, device is							
	110, device is	•	uon					
	111, reserved							

#### Register 0x0e (FIFO\_STATE)

riegieter en		=/							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
FIFO_OR	FIFO_FRAM	ME_COUNT	<6:0>					R	0x00
		FIEO							

FIFO\_OR: 1, FIFO over run occurred

0, FIFO over run not occurred

FIFO\_FRAME\_COUNT<6:0>:

Fill level of FIFO buffer. An empty FIFO corresponds to 0x00. The frame counter can be cleared by reading out all of the frames, or by writing register 0x3e (FIFO\_CFG1) or 0x31.

#### Register 0x0f (RANGE)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
				RANGE<3:0	)>			RW	0x00
RANGE<3:0	)>: se	et the full scale	e of the accele	erometer. Set	ting as followi	ng			

3011			ing as following
	RANGE<3:0>	Acceleration range	Resolution
	0001	0~	2.0mg/LCD

KANGL<3.0>	Acceleration range	Resolution
0001	2g	3.9mg/LSB
0010	4g	7.8mg/LSB
0100	8g	15.6mg/LSB
Others	Reserved	0.98mg/LSB

#### Register 0x10 (BW)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
		ODRH	BW<4:0>					RW	0x00
ODRH:	1,	higher outpu	utput data rate, ODR = 4*F_BW						

ODRH:	1, nigner output data rate, ODR = 4"F_BW
	0. lower output data rate. ODR = 2*F BW

BW<4:0>: bandwidth setting, as following

BW<4:0>	F_BW (Bandwidth)	ODR (0x10<5>=0)	ODR (0x10<5>=1)
xx000	3.9Hz	7.8Hz	15.6Hz
xx001	7.8Hz	15.6Hz	31.2Hz
xx010	15.6Hz	31.2Hz	62.5Hz
xx011	31.2Hz	62.5Hz	125Hz
xx100	62.5Hz	125Hz	250Hz
xx101	125Hz	250Hz	500Hz
xx110	250Hz	500Hz	1000Hz
xx111	500Hz	1000Hz	2000Hz

Even if unfiltered data is used, the ODR is still set by BW value.

#### Register 0x11 (POWER)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
MODE_BI	DSLP	PRESET<1	:0>	SLEEP_D	JR<3:0>			RW	0x00
Т									
MODE_BIT:		1, set device in							
		0, set device ir							
DSLP:		1, enable deep		action can low	er down the p	ower consun	nption more		
DDEOET (	~	0, disable deep							
PRESET<1:	0>:	Preset time set		eset time is res	served for CIC	filter in digita	al		
		11, Tpreset=20							
		10, Tpreset=76 01, Tpreset=96							
		00, Tpreset=12							
SLEEP DU	R<3.0>	Set the sleep t		evice is in now	er cycling pow	er saving			
02221 _001		SLEEP_D			time Tsl	for ouving.			
		0000			ower cycling /	full speed			
		0001~010	1	0.5m					
		0110		1ms	-		-		
		0111		2ms					
		1000		4ms					
		1001		6mS					
		1010		10m	6				
		1011		25m	6				
		1100		50m	3				
		1101		100n	IS				
		1110		500n	IS		1		
		1111		1s			1		

#### Register 0x12 (STEP\_CONF0)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
STEP_ST			STEP_SAM	PLE_COUNT	<4:0>			RW	0x0C
ART									

STEP\_START: start step counter, this bit should be set when using step counter

STEP\_SAMPLE\_COUNT<4:0>:

sample count setting for dynamic threshold calculation. The actual value is STEP\_SAMPLE\_COUNT<4:0>\*4, default is 0xC, 48 sample count

#### Register 0x13 (STEP\_CONF1)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
STEP_CL	STEP_PRE	CISION<6:0>						RW	0x00
R									

STEP\_CLR: clear step count in register 0x7 and 0x8

STEP\_PRECISION<6:0>:

threshold for acceleration change of two successive sample which is used to update sample\_new register in step counter, the actual g value is TEP\_PRECISION<6:0>\*3.9mg

#### Register 0x14 (STEP\_CONF2)

- i e gie i e i	•···	/							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
STEP_TI	IME_LOW							RW	0x00

STEP\_TIME\_LOW: the short time window for a valid step, the actual time is STEP\_TIME\_LOW<7:0>\*ODR

#### Register 0x15 (STEP\_CONF3)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
STEP_TIME	E_UP							RW	0x00
STED TIME	LID· ti	ma window for	auitting aton	counter the	notual time in		ME LID 27:05	*0*0DD	

STEP\_TIME\_UP: time window for quitting step counter, the actual time is STEP\_TIME\_UP<7:0>\*8\*ODR

#### Register 0x16 (INT\_EN0)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
FOB_EN	ORIENT_ EN	S_TAP_E N	D_TAP_E N	STEP_EN	STEP_Q UIT_EN	STEP_UN SIMILAR_ EN		RW	0x00

FOB_EN:	1, enable front-and-back orientation interrupt
ORIENT_EN:	0, disable front-and-back orientation interrupt 1, enable 4D orientation interrupt
	0, disable 4D orientation interrupt
S_TAP_EN:	1, enable single tap interrupt
	0, disable single tap interrupt
D_TAP_EN:	1, enable double tap interrupt
	0, disable double tap interrupt
STEP_EN:	1, enable step valid interrupt
	0, disable step valid interrupt
STEP_QUIT_EN:	1, enable step quit interrupt
	0, disable step quit interrupt
STEP_UNSIMILAR_E	N:
	1, enable step unsimilar interrupt
	0, disable step unsimilar interrupt

#### Register 0x17 (INT\_EN1)

				unsimilar inter unsimilar inte							
Register 0x <sup>2</sup>	17 (INT_	EN1)									
Bit7	Bit6		Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default	
	INT_F	WΜ	INT_FFU	DATA_EN	LOW_EN	HIGH_EN	HIGH_EN	HIGH_EN	RW	0x00	
	_EN		LL_EN			_Z	_Y	_X			
INT_FWM_I	EN:			watermark in							
				) watermark ir	nterrupt						
INT_FFULL	_EN:		enable FIFO								
			disable FIFO								
DATA_EN:				ready interrup							
				ready interrup	ot						
LOW_EN:			enable low-g								
			disable low-g								
HIGH_EN_2	Z:			g interrupt on							
				g interrupt on							
HIGH_EN_`	Y:			g interrupt on							
			0	g interrupt on							
HIGH_EN_>	X:			g interrupt on							
		0,	disable high-	g interrupt on	X axis						

#### Register 0x18 (INT\_SRC)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default	
	INT_SRC	INT_SRC	INT_SRC	¥ 1				RW	0x00	
	_STEP	_DATA	_TAP							
INT_SRC_S	STEP: 1	, select unfilte	red data for st	tep counter						
0, select filtered data for step counter										
INT_SRC_D	DATA: 1	, select unfilte	red data for n	ew data interr	rupt and FIFO					
	0	, select filtered	d data for new	data interrup	t and FIFO					
INT_SRC_T	TAP: 1	1, select unfiltered data for TAP interrupt								
0, select filtered data for TAP interrupt										

#### Register 0x19 (INT\_MAP0)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default		
INT1_FO	INT1_ORI	INT1_S_T	INT1_D_T	INT1_ST	INT1_ST	INT1_ST		RW	0x00		
В	ENT	AP	AP	EP	EP_QUIT	EP_UNSI					
						MILAR					
INT1_FOB:	1	, map FOB int	errupt to INT1	l pin							
	0, not map FOB interrupt to INT1 pin										
INT1_ORIE	INT1_ORIENT: 1, map ORIENT interrupt to INT1 pin										
	0, not map ORIENT interrupt to INT1 pin										

INT1\_S\_TAP: 1, map single tap interrupt to INT1 pin

- 0, not map single tap interrupt to INT1 pin
- INT1\_D\_TAP: 1, map double tap interrupt to INT1 pin
  - 0, not map double tap interrupt to INT1 pin
- INT1\_STEP: 1, map step valid interrupt to INT1 pin 0, not map step valid interrupt to INT1 pin
- INT1\_STEP\_QUIT: 1, map step quit interrupt to INT1 pin
  - 0, not map step quit interrupt to INT1 pin
- INT1\_STEP\_UNSIMILAR:
  - 1, map step unsimilar interrupt to INT1 pin

0, not map step unsimilar interrupt to INT1 pin

Register 0x1a (INT\_MAP1)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
	INT1_FW	INT1_FF	INT1_DA	INT1_LO	INT1_HIG			RW	0x00
	М	ULL	TA	W	Hs				

INT1_FWM:				rupt to INT1 p		
INT1_FFUL			J watermark i Il interrupt to I	nterrupt to IN <sup>-</sup> NT1 pin	l 1 pin	
	0,	not map FIF0	D full interrupt	to INT1 pin		
INT1_DATA			ady interrupt to			
				pt to INT1 pin		
INT1_LOW:			terrupt to INT			
			g interrupt to			
INT1_HIGH			nterrupt to INT			
	,	1 0	i-g interrupt to	INT1 pin		
Register 0x1	B (INT_MAP	2)				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1

	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
			-				DILU	-	
	INT2_ORI	INT2_S_T	INT2_D_T	INT2_ST	INT2_ST	INT2_ST		RW	0x00
В	ENT	AP	AP	EP	EP_QUIT	EP_UNSI			
						MILAR			
INT2_FOB:	1	, map FOB int	errupt to INT2	2 pin					
	0.	not map FOE	3 interrupt to I	NT2 pin					
INT2 ORIEN	T: 1	map ORIEN	F interrupt to I	NT2 pin					
		not map ORI							
INT2 S TAP:		, map single ta							
		, not map sing							
INT2_D_TAP		, map double							
		, not map double							
					1				
INT2_STEP:		map step val							
		, not map step							
INT2_STEP_0	QUIT: 1	, map step qui	it interrupt to I	NT2 pin					
	0.	not map step	quit interrupt	to INT2 pin					
INT2_STEP_			1						
			- the state of the state of the						

1, map step unsimilar interrupt to INT2 pin 0, not map step unsimilar interrupt to INT2 pin

Register 0x1c (INT\_MAP3)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
	INT2_FW	INT2_FUL	INT2_DA	INT1_ST	INT2_LO	INT2_HIG		RW	0x00
	М	L	TA	EP	W	Н			
INT2_FWM:	1,	, map FIFO wa	atermark inter	rupt to INT2 p	bin				
	0,	, not map FIF0	D watermark i	nterrupt to IN	T2 pin				
INT2_FULL:	1,	, map FIFO fu	Il interrupt to I	NT2 pin					
	0,	, not map FIF0	D full interrupt	to INT2 pin					
INT2_DATA	: 1,	, map data rea	ady interrupt to	o INT2 pin					
	0,	, not map data	a ready interru	pt to INT2 pir	1				
INT2_LOW:	1,	, map low-g	interrupt to IN	T2 pin					
	0,	, not map low-	g interrupt t	o INT2 pin					
INT2_HIGH:	: 1,	, map high-g	interrupt to II	VT2 pin					
	0,	, not map high	-g interrupt	to INT2 pin					
			-						

Register	0x1e	(VAI)	IFY	B)	

t

Trogioror ox												
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default			
VALLEY_B<5:0> RW 0x00												

VALLEY\_B<5:0>: valley value of one axis which is used for step valley match

Register 0x1f (PEAK\_B)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
PEAK_B<	5:0>					STEP_MIS	MATCH_B<	RW	0x00
						1:0>			
	E.O	nack value of a	na avia vybiak	is used for at	an nack mate				

PEAK\_B<5:0>: peak value of one axis which is used for step peak match

STEP\_MISMATCH\_B<1:0>:

- precision for step peak and valley match 00, match VALLEY\_B<5:1> and PEAK\_B<5:1>
- 01, match VALLEY\_B<5:2> and PEAK\_B<5:2>
- 10, match VALLEY\_B<5:3> and PEAK\_B<5:3> 11, match VALLEY\_B<5:4> and PEAK\_B<5:4>

Register 0x20 (INTPIN\_CFG)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
				INT2_OD	INT2_LVL	INT1_OD	INT1_LVL	RW	0x05
INT2_OD:	1,	open-drain fo	or INT2 pin						

1, open-drain for INT2 pin 0, push-pull for INT2 pin

INT2\_LVL:

1, logic high as active level for INT2 pin

0, logic low as active level for INT2 pin

**QST** Corporation 28

INT1\_OD:

1, open-drain	for	INT1	pin
---------------	-----	------	-----

INT1\_LVL:

0, push-pull for INT1 pin 1, logic high as active level for INT1 pin 0, logic low as active level for INT1 pin

#### Register 0x21 (INT\_CFG)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
INT_RD_	SHADOW	INT_PUL					LATCH_I	RW	0x00
CLR INT_RD_CL	_DIS R· 1	SE clear all the i	nterrunts in la	tched-mode,	when any rea	d operation to	NT this device		11
	0,	clear all the i	nterrupts, only	y when read th	ne register IN	T_STAT (0x0)	A~0x0B), no r	matter the inte	errupts in latched-mode, or in
SHADOW_I				ction for the a					D of the excelenation data is
	U, Io	cked, when c	nadowing rune orresponding	LSB of the da	ta is reading.	This can ensu	ure the integri	ty of the accel	B of the acceleration data is leration data during the readir
	Т	he MSB will b	e unlocked wi	nen the MSB i	s read.		-		Ŭ
INT_PULSE				t until next cor pt is fixed to b		s, in power cy	cling		
LATCH_INT	<b>-</b> : 1,	interrupt is in	latch mode		0 12000				
	0,	interrupt is in	non-latch mo	ode					
Register 0x2	22 (LOW_HIG	6H_G_0)							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
LOW_DUR LOW_DUR:	lo	w-a interrupt	triggered dela	v the actual t	ime is (LOW	DUR<7:0>+1	)*2ms: the de	RW fault delay ti	0x09
LOW_DOW.	10	w g monupt	inggerea aeia	y, the dotaal t		Dorter .0211	<i>j</i> 2110, the de	iddir doldy li	
Register 0x2 Bit7	23 (LOW_HIG	,	Bit4	D:+2	Bit2	D:+4	DHO		Default
LOW_TH	Bit6	Bit5	DIL4	Bit3	DILZ	Bit1	Bit0	R/W RW	Default 0x30
LOW_TH:	lo	w-g interrupt	threshold, the	actual g value	e is (LOW_TH	l<7:0>)*7.8mg	g; the default	value is 375m	
Pogiator Ov								)	
Bit7	24 (LOW_HIG Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
HIGH_HYS	T<1:0>				LOW_MO	LOW_HYS1	Γ<1:0>	RW	0x81
HIGH_HYS	T-1:0>: b	vetorocic of hi	ah a intorrunt	the actual a	DE		>)*125mg(2g	rango) (HIG	 H_HYST<1:0>)*250mg
1101_113				, the actual g )>)*500mg(8g		11113141.0	>) 123mg(29	range), (moi	1_11131<1.0>) 23011g
LOW_MOD				le-axis mode,					
LOW_HYS1	[<1:0>: h	steresis of lo	w-g interrupt ,	the actual g	alue is (LOW	_HYST<1:0>	)*125mg, inde	ependent of th	e selected g range
Register 0x2	25 (LOW_HIG	H_G_3)							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
HIGH_DUR							4)*One at the a	RW	0x0F
HIGH_DUR	: 1	gn-g interrupt	triggered del	ay, the actual	time is (HIGH	_DUR<7:0>+	1)"2ms; the d	efault delay	time is 32ms
	26 (LOW_HIC		r					•	
Bit7 HIGH TH	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W RW	Default 0xC0
HIGH_TH:	hi	ah-a interrupt	threshold, the	e actual o valu	ie is (HIGH_T	H<7:0>)*7.8n	ng(2g range).		(10>)*15.6mg(4g range),
			>)*31.2mg(8g					(	(ig iai.ge),
Pogiator Ov									
Bit7	27 (OS_CUS1 Bit6	 Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
OS_CUST_	X							RW	0x00
OS_CUST_				user, the LSE	B depends on	full-scale of t	he device whi	ich is 3.9mg ir	n 2g range, 7.8mg in 4g range
		5.6mg in 8g ra	ange						
	28 (OS_CUST							•	<u> </u>
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W RW	Default 0x00
OS_CUST_ OS_CUST_		fset calibratio	n of Y axis for	user, the I SI	3 depends on	full-scale of t	he device whi		1 2g range, 7.8mg in 4g range
		5.6mg in 8g ra							g ·
Pogistor 0x	29 (OS_CUST	Γ <b>7</b> )							
Bit7	Bit6	) Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
OS_CUST_								RW	0x00
OS_CUST_		ifset calibratio 5.6mg in 8g ra		user, the LSE	3 depends on	full-scale of the	he device whi	ch is 3.9mg in	n 2g range, 7.8mg in 4g range
Posistor Or									
Bit7	2a (TAP_CON Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
TAP_QUI	TAP_SH				TAP_DUR<			RW	0x04
ET TAP_QUIE1	OCK		1.20	)~~ 0					
TAP_QUIET			1: 30ms, 0: 20 1: 50ms, 0: 7						
	poration	,	,						

TAP\_DUR<2:0>:

the time window of the second tap event for double tap

TAP_DUR<2:0>	Duration of TAP_DUR
000	50ms
001	100ms
010	150ms
011	200ms
100	250ms
101	375ms
110	500ms
111	700ms

Register 0x2b (TAP_								
Bit7 Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
Biti	Dito	TAP_TH<4:		DILZ	Bitt	Bito	RW	0x00
TAP_TH<4:0>:	threshold of si			e actual o val		1<4.0>*62 5mg		), TAP_TH<4:0>*
		*250mg(8g rai		c actual y val		14.02 02.011	g (zg range	), 141_11(4.02
Register 0x2c (4D6D	CONF0)							
Bit7 Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
UD_Z_TH	Bito	Bitt	Bito	Bitz	Bitt		RW	0x00
UD_Z_TH:	Lin/down z ovi	e threehold th			「U ∠7·0> *2 01	mai 0 1 a inda		the selected g ra
		s theshold, th	e actual y val		1 1 < 1 . 0 > 3.91	mg+0. rg, mue	pendent of	the selected g la
Register 0x2d (4D6D		Dit4	D#0	Dito	D:+4	Bit0	R/W	Default
Bit7 Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	DILU		Default
UD_X_TH							RW	0xA4
	the default val	ue is 0.64g, co			1 7 . 0> 3.91	mg, independ	ent of the s	elected g range,
Register 0x2e (4D6D Bit7 Bit6	_CONF2) Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
	טונט		Dito				RW	
RL_Z_TH	$D_{int}^{i} + t_{i} = t_{i}^{i}$	a thun all a late of			11.7.0. *0.01			0x00
RL_Z_TH:	•	s threshold, the	e actual g val	ue is RL_Z_I	H<7:0>^3.91	mg+0.1g, inde	pendent of	the selected g rai
Register 0x2f (4D6D_		Dit 4	Dit 2	Dit 2	Dit4	Dito	DAA	Default
Bit7 Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
RL_Y_TH RL_Y_TH:							RW	0xA4 selected g range,
Register 0x30 (4D6D	the default val	ue is 0.64g, co				ing, indepen		oolootoa g rango,
Bit7 Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
DRIENT_ FB_Z_1		DIL4	Dito	Ditz	DILI	Dito	RW	0x00
	1 1 < 0.0>						RVV	0,000
DB_DIS DRIENT_DB_DIS:								
	1: disable orie	nt denounce til	me					
FB_Z_TH<6:0>:	0: enable orier	nt denounce tir	ne	alue is FB_Z_	_TH<7:0>*3.9	11mg+0.1g, inc	lependent o	of the selected g r
Register 0x31 (FIFO_	0: enable orier Front/back z a _WTMK)	nt denounce tir ixis threshold, t	me the actual g v					
Register 0x31 (FIFO_	0: enable orier Front/back z a _WTMK)   Bit5	nt denounce tir ixis threshold, t Bit4	ne	alue is FB_Z_	_TH<7:0>*3.9	11mg+0.1g, inc	R/W	of the selected g r
Register 0x31 (FIFO_ Bit7 Bit6	0: enable orier Front/back z a _WTMK) Bit5 FIFO_WTM	nt denounce tir ixis threshold, t	me the actual g v					
Bit7 Bit6 FIFO_WTMK_LVL<5 Register 0x32 (ST_C	0: enable oriei Front/back z a Bit5 FIFO_WTN :0>: defines FIFO FIFO_WTMK_ ONF)	nt denounce tir ixis threshold, t Bit4 <u>MK_LVL&lt;5:0&gt;</u> water mark lev LVL<5:0>. Wh	ne the actual g v Bit3 el. Interrupt w hen the value	Bit2 ill be generat of this registe	Bit1 ed, when the er is changed,	Bit0 number of ent the FIFO_FR	R/W RW ries in the I	Default 0x00 FIFO exceeds NTER is reset to
Register 0x31 (FIFO_         Bit7       Bit6         FIFO_WTMK_LVL<5	0: enable oriei Front/back z a _WTMK) Bit5 FIFO_WTM :0>: defines FIFO FIFO_WTMK_	nt denounce tir ixis threshold, t Bit4 <u>/IK_LVL&lt;5:0&gt;</u> water mark leve LVL<5:0>. Wh Bit4	ne the actual g v Bit3 el. Interrupt w nen the value Bit3	Bit2 rill be generat of this registe Bit2	Bit1 ed, when the er is changed, Bit1	Bit0 number of ent the FIFO_FR	R/W RW ries in the I AME_COU	Default 0x00 FIFO exceeds NTER is reset to Default
Register 0x31 (FIFO Bit7 Bit6 FIFO_WTMK_LVL<5 Register 0x32 (ST_C Bit7 Bit6 SELFTES	0: enable oriei Front/back z a Bit5 FIFO_WTM :0>: defines FIFO FIFO_WTMK_ ONF)	t denounce tir ixis threshold, t Bit4 MK_LVL<5:0> water mark lev LVL<5:0>. Wr Bit4 SELFTES	ne the actual g v Bit3 el. Interrupt w hen the value	Bit2 ill be generat of this registe Bit2 SELFTES	Bit1 ed, when the er is changed, Bit1	Bit0 number of ent the FIFO_FR	R/W RW ries in the I	Default 0x00 FIFO exceeds NTER is reset to
Register 0x31 (FIFO Bit7 Bit6 FIFO_WTMK_LVL<5 Register 0x32 (ST_C	0: enable oriei Front/back z a Bit5 FIFO_WTM :0>: defines FIFO FIFO_WTMK_ ONF)	ht denounce tir ixis threshold, t Bit4 MK_LVL<5:0> water mark lev LVL<5:0>. Wr Bit4 SELFTES T_AMP/E n_Peak_V	ne the actual g v Bit3 el. Interrupt w nen the value Bit3	Bit2 rill be generat of this registe Bit2	Bit1 ed, when the er is changed, Bit1	Bit0 number of ent the FIFO_FR	R/W RW ries in the I AME_COU	Default 0x00 FIFO exceeds NTER is reset to Default
Register 0x31 (FIFO Bit7 Bit6 FIFO_WTMK_LVL<5 Register 0x32 (ST_C Bit7 Bit6 SELFTES T_BIT	0: enable orier Front/back z a Bit5 FIFO_WTM :0>: defines FIFO FIFO_WTMK_ ONF) Bit5	t denounce tir ixis threshold, t Bit4 MK_LVL<5:0> water mark lev LVL<5:0>. Wh Bit4 SELFTES T_AMP/E n_Peak_V alley	ne the actual g v Bit3 el. Interrupt w nen the value Bit3 SingleEn_ Step	Bit2 ill be generat of this registe Bit2 SELFTES T_SIGN	Bit1 ed, when the er is changed, Bit1 SELFTEST	Bit0 number of ent the FIFO_FR. Bit0 T_AXIS<1:0>	R/W RW ries in the I AME_COU	Default 0x00 FIFO exceeds NTER is reset to Default 0x00
Register 0x31 (FIFO_ Bit7 Bit6 FIFO_WTMK_LVL<5 Register 0x32 (ST_C Bit7 Bit6 SELFTES T_BIT	0: enable orier Front/back z a 	ht denounce tir ixis threshold, t Bit4 MK_LVL<5:0> water mark lev LVL<5:0>. Wr Bit4 SELFTES T_AMP/E n_Peak_V	ne the actual g v Bit3 el. Interrupt w nen the value Bit3 SingleEn_ Step	Bit2 ill be generat of this registe Bit2 SELFTES T_SIGN	Bit1 ed, when the er is changed, Bit1 SELFTEST	Bit0 number of ent the FIFO_FR. Bit0 T_AXIS<1:0>	R/W RW ries in the I AME_COU	Default 0x00 FIFO exceeds NTER is reset to Default 0x00
Register 0x31 (FIFO_ Bit7 Bit6 FIFO_WTMK_LVL<5 Register 0x32 (ST_C Bit7 Bit6 SELFTES T_BIT SELFTEST_BIT:	0: enable orien Front/back z a _WTMK) Bit5 FIFO_WTM :0>: defines FIFO FIFO_WTMK_ ONF) Bit5 1, self-test ena 0, normal	t denounce tir ixis threshold, t Bit4 MK_LVL<5:0> water mark lev LVL<5:0>. Wh Bit4 SELFTES T_AMP/E n_Peak_V alley	ne the actual g v Bit3 el. Interrupt w nen the value Bit3 SingleEn_ Step	Bit2 ill be generat of this registe Bit2 SELFTES T_SIGN	Bit1 ed, when the er is changed, Bit1 SELFTEST	Bit0 number of ent the FIFO_FR. Bit0 T_AXIS<1:0>	R/W RW ries in the I AME_COU	Default 0x00 FIFO exceeds NTER is reset to Default 0x00
Register 0x31 (FIFO_ Bit7 Bit6 FIFO_WTMK_LVL<5 Register 0x32 (ST_C Bit7 Bit6 SELFTES T_BIT SELFTEST_BIT:	0: enable orien Front/back z a _WTMK) Bit5 FIFO_WTM :0>: defines FIFO FIFO_WTMK_ ONF) Bit5 1, self-test ena 0, normal	t denounce tir ixis threshold, t Bit4 MK_LVL<5:0> water mark lev LVL<5:0>. Wh Bit4 SELFTES T_AMP/E n_Peak_V alley	ne the actual g v Bit3 el. Interrupt w nen the value Bit3 SingleEn_ Step	Bit2 ill be generat of this registe Bit2 SELFTES T_SIGN	Bit1 ed, when the er is changed, Bit1 SELFTEST	Bit0 number of ent the FIFO_FR. Bit0 T_AXIS<1:0>	R/W RW ries in the I AME_COU	Default 0x00 FIFO exceeds NTER is reset to Default 0x00
Register 0x31 (FIFO_ Bit7 Bit6 FIFO_WTMK_LVL<5 Register 0x32 (ST_C Bit7 Bit6 SELFTES T_BIT SELFTEST_BIT:	0: enable orier Front/back z a _WTMK) Bit5 FIFO_WTM :0>: defines FIFO FIFO_WTMK ONF) Bit5 1, self-test ena 0, normal _Peak_Valley:	Bit4         MK_LVL<5:0>         water mark lew,         LVL<5:0>. When set the s	me the actual g v Bit3 el. Interrupt w nen the value Bit3 SingleEn_ Step	Bit2 ill be generat of this registe Bit2 SELFTES T_SIGN ed, a delay of	Bit1 ed, when the er is changed, Bit1 SELFTEST 3ms is neces	Bit0 number of ent the FIFO_FR. Bit0 T_AXIS<1:0>	R/W RW ries in the I AME_COU	Default 0x00 FIFO exceeds NTER is reset to Default 0x00
Register 0x31 (FIFO_Bit7       Bit6         FIFO_WTMK_LVL<5	0: enable orier Front/back z a 	Alt denounce tir ixis threshold, to Bit4 MK_LVL<5:0> water mark leve LVL<5:0>. When Bit4 SELFTES T_AMP/E n_Peak_V alley abled. When set s SELFTEST_A plitude for self-	me the actual g v Bit3 el. Interrupt w nen the value Bit3 SingleEn_ Step elf-test enable ELFTEST_Af AMP: -test force	Bit2 ill be generat of this registe Bit2 SELFTES T_SIGN ed, a delay of	Bit1 ed, when the er is changed, Bit1 SELFTEST 3ms is neces	Bit0 number of ent the FIFO_FR. Bit0 T_AXIS<1:0>	R/W RW ries in the I AME_COU	Default 0x00 FIFO exceeds NTER is reset to Default 0x00
Register 0x31 (FIFO Bit7 Bit6 FIFO_WTMK_LVL<5 Register 0x32 (ST_C Bit7 Bit6 SELFTES	0: enable orier Front/back z a _WTMK) Bit5 FIFO_WTM :0>: defines FIFO FIFO_WTMK_ ONF) Bit5 1, self-test ena 0, normal _Peak_Valley: This bit is mult When used as 1, set high am 0, set low amp	tiple used by S SELFTEST_/ plitude for self-tiplitude for self-tiple.	me the actual g v Bit3 el. Interrupt w nen the value Bit3 SingleEn_ Step elf-test enable ELFTEST_AI AMP: -test force test force	Bit2 ill be generat of this registe Bit2 SELFTES T_SIGN ed, a delay of	Bit1 ed, when the er is changed, Bit1 SELFTEST 3ms is neces	Bit0 number of ent the FIFO_FR. Bit0 T_AXIS<1:0>	R/W RW ries in the I AME_COU	Default 0x00 FIFO exceeds NTER is reset to Default 0x00
Register 0x31 (FIFO_Bit7       Bit6         FIFO_WTMK_LVL<5	0: enable orier Front/back z a <u>WTMK)</u> Bit5 FIFO_WTM :0>: defines FIFO FIFO_WTMK_ ONF) Bit5 1, self-test ena 0, normal Peak_Valley: This bit is mult When used as 1, set high am 0, set low amp When used as	Alt denounce tir ixis threshold, the ixis thresho	me the actual g v Bit3 el. Interrupt w nen the value Bit3 SingleEn_ Step elf-test enable ELFTEST_AI AMP: -test force test force lley:	Bit2 rill be generat of this register Bit2 SELFTES T_SIGN ed, a delay of MP and En_P	Bit1 ed, when the er is changed, Bit1 SELFTEST 3ms is neces	Bit0 number of ent the FIFO_FR. Bit0 T_AXIS<1:0>	R/W RW ries in the I AME_COU	Default 0x00 FIFO exceeds NTER is reset to Default 0x00
Register 0x31 (FIFO_Bit7       Bit6         FIFO_WTMK_LVL<5	0: enable orier Front/back z a <u>WTMK)</u> Bit5 FIFO_WTM :0>: defines FIFO FIFO_WTMK ONF) Bit5 1, self-test ena 0, normal _Peak_Valley: This bit is mult When used as 1, set high am 0, set low amp When used as 1, enable Pea	Alt denounce tir ixis threshold, the ixis threshold, the ixis threshold, the ixis threshold, the ixis threshold, the ixis threshold, the ixis SELFTES T_AMP/E n_Peak_V alley abled. When set is SELFTEST_A plitude for self-1 is En_Peak_Valley m	me the actual g v Bit3 el. Interrupt w nen the value Bit3 SingleEn_ Step elf-test enable ELFTEST_AI AMP: -test force test force lley: natch in step c	Bit2 ill be generat of this register Bit2 SELFTES T_SIGN ed, a delay of MP and En_P counter	Bit1 ed, when the er is changed, Bit1 SELFTEST 3ms is neces	Bit0 number of ent the FIFO_FR. Bit0 T_AXIS<1:0>	R/W RW ries in the I AME_COU	Default 0x00 FIFO exceeds NTER is reset to Default 0x00
Register 0x31 (FIFO_Bit7       Bit6         FIFO_WTMK_LVL<5	0: enable orier Front/back z a <u>WTMK)</u> Bit5 FIFO_WTM :0>: defines FIFO FIFO_WTMK_ ONF) Bit5 1, self-test ena 0, normal Peak_Valley: This bit is mult When used as 1, set high am 0, set low amp When used as 1, enable Pea 0, disable Pea	Alt denounce tir ixis threshold, the ixis thresho	me the actual g v bit3 el. Interrupt w nen the value Bit3 SingleEn_ Step elf-test enable ELFTEST_AI AMP: -test force test force ley: natch in step o	Bit2 ill be generat of this registe Bit2 SELFTES T_SIGN ed, a delay of MP and En_P counter counter	Bit1 ed, when the er is changed, Bit1 SELFTEST 3ms is neces	Bit0 number of ent the FIFO_FR. Bit0 T_AXIS<1:0>	R/W RW ries in the I AME_COU	Default 0x00 FIFO exceeds NTER is reset to Default 0x00
Register 0x31 (FIFO_ Bit7 Bit6 FIFO_WTMK_LVL<5 Register 0x32 (ST_C Bit7 Bit6 SELFTES T_BIT SELFTEST_BIT: SELFTEST_AMP/En	0: enable orier Front/back z a <u>WTMK)</u> Bit5 FIFO_WTM :0>: defines FIFO FIFO_WTMK_ ONF) Bit5 1, self-test ena 0, normal Peak_Valley: This bit is mult When used as 1, set high am 0, set low amp When used as 1, enable Pea 0, disable Pea 1, enable Singl	Alt denounce tir ixis threshold, the ixis thresho	me the actual g v bit3 el. Interrupt w nen the value Bit3 SingleEn_ Step elf-test enable ELFTEST_AI AMP: -test force test force lley: natch in step counter	Bit2 ill be generat of this register Bit2 SELFTES T_SIGN ed, a delay of MP and En_P counter counter	Bit1 ed, when the er is changed, Bit1 SELFTEST 3ms is neces	Bit0 number of ent the FIFO_FR. Bit0 T_AXIS<1:0>	R/W RW ries in the I AME_COU	Default 0x00 FIFO exceeds NTER is reset to Default 0x00
Register 0x31 (FIFO_         Bit7       Bit6         FIFO_WTMK_LVL<5	0: enable orier Front/back z a Bit5 FIFO_WTM :0>: defines FIFO FIFO_WTMK_ ONF) Bit5 1, self-test ena 0, normal Peak_Valley: This bit is mult When used as 1, set high am 0, set low amp When used as 1, enable Pea 0, disable Pea 0, disable sing 0, disable sing	nt denounce tir ixis threshold, t <u>Bit4</u> <u>AK_LVL&lt;5:0&gt;</u> water mark lev LVL<5:0>. Wr <u>Bit4</u> <u>SELFTES</u> <u>T_AMP/E</u> <u>n_Peak_V</u> <u>alley</u> abled. When set s SELFTEST_ <i>A</i> plitude for self-1 s En_Peak_Val k and Valley m k and Valley m le axis mode in gle axis mode in	me the actual g v Bit3 el. Interrupt w en the value Bit3 SingleEn_ Step elf-test enable ELFTEST_AI AMP: -test force test force lley: natch in step counter n step counter	Bit2 ill be generat of this register Bit2 SELFTES T_SIGN ed, a delay of MP and En_P counter counter	Bit1 ed, when the er is changed, Bit1 SELFTEST 3ms is neces	Bit0 number of ent the FIFO_FR. Bit0 T_AXIS<1:0>	R/W RW ries in the I AME_COU	Default 0x00 FIFO exceeds NTER is reset to Default 0x00
Register 0x31 (FIFO_ Bit7 Bit6 FIFO_WTMK_LVL<5 Register 0x32 (ST_C Bit7 Bit6 SELFTES T_BIT SELFTEST_BIT: SELFTEST_AMP/En SingleEn_Step: SELFTEST_SIGN:	0: enable orier Front/back z a <u>WTMK)</u> Bit5 FIFO_WTM :0>: defines FIFO FIFO_WTMK ONF) Bit5 1, self-test ena 0, normal Peak_Valley: This bit is mult When used as 1, set high am 0, set low amp When used as 1, enable Pea 0, disable Pea 1, enable sing 0, disable sing 1, set self-test	nt denounce tir ixis threshold, t <u>Bit4</u> <u>AK_LVL&lt;5:0&gt;</u> water mark lev LVL<5:0>. Wr <u>Bit4</u> <u>SELFTES</u> <u>T_AMP/E</u> <u>n_Peak_V</u> <u>alley</u> abled. When set s SELFTEST_ <i>A</i> plitude for self-1 s En_Peak_Val k and Valley m k and Valley m le axis mode in gle axis mode in	me the actual g v Bit3 el. Interrupt w en the value Bit3 SingleEn_ Step elf-test enable ELFTEST_AI AMP: -test force test force lley: natch in step counter n step counter	Bit2 ill be generat of this register Bit2 SELFTES T_SIGN ed, a delay of MP and En_P counter counter	Bit1 ed, when the er is changed, Bit1 SELFTEST 3ms is neces	Bit0 number of ent the FIFO_FR. Bit0 T_AXIS<1:0>	R/W RW ries in the I AME_COU	Default 0x00 FIFO exceeds NTER is reset to Default 0x00
Register 0x31 (FIFO_ Bit7       Bit6         Bit7       Bit6         FIFO_WTMK_LVL<5	0: enable orier Front/back z a <u>WTMK)</u> Bit5 FIFO_WTM :0>: defines FIFO FIFO_WTMK ONF) Bit5 1, self-test ena 0, normal Peak_Valley: This bit is mult When used as 1, set high am 0, set low amp When used as 1, enable Pea 0, disable Pea 1, enable sing 0, disable sing 1, set self-test	nt denounce tir ixis threshold, t <u>Bit4</u> <u>AK_LVL&lt;5:0&gt;</u> water mark lev LVL<5:0>. Wr <u>Bit4</u> <u>SELFTES</u> <u>T_AMP/E</u> <u>n_Peak_V</u> <u>alley</u> abled. When set s SELFTEST_ <i>A</i> plitude for self-1 s En_Peak_Val k and Valley m k and Valley m le axis mode in gle axis mode in	me the actual g v Bit3 el. Interrupt w en the value Bit3 SingleEn_ Step elf-test enable ELFTEST_AI AMP: -test force test force lley: natch in step counter n step counter	Bit2 ill be generat of this register Bit2 SELFTES T_SIGN ed, a delay of MP and En_P counter counter	Bit1 ed, when the er is changed, Bit1 SELFTEST 3ms is neces	Bit0 number of ent the FIFO_FR. Bit0 T_AXIS<1:0>	R/W RW ries in the I AME_COU	Default 0x00 FIFO exceeds NTER is reset to Default 0x00

0, set self-test excitation negative

SELFTEST\_AXIS<1:0>:

These two bits are used to select axis for selftest or step counter When SELFTEST\_BIT (0x32<7>) is enabled: 00, x axis 01, y axis 10, z axis 11, z axis When STEP\_EN (0x16<3>) is enabled, 00, x axis 01, y axis 10, z axis 11, z axis When STEP\_EN (0x16<3>) and SingleEn\_Step (0x32<3>) is enabled, 00, x axis 01, y axis 10, z axis 11, z axis

#### Register 0x34 (VALLEY\_A)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
VALLEY_A<5:0> RW									
VALLEY A 50									

VALLEY\_A<5:0>: valley value of one axis which is used for step valley match

Register 0x1f (PEAK A)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
PEAK_A<5:	0>		STEP_MISMATCH_A<		RW	0x00			
						1:0>			

PEAK\_A<5:0>: peak value of one axis which is used for step peak match

STEP\_MISMATCH\_A<1:0>:

precision for step peak and valley match

00, match VALLEY\_A<5:1> and PEAK\_A<5:1> 01, match VALLEY\_A<5:2> and PEAK\_A<5:2>

10, match VALLEY\_A<5:3> and PEAK\_A<5:3>

11, match VALLEY\_A<5:4> and PEAK\_A<5:4>

Register 0x33 (NVM)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default	
UNLOCK				NVM_LO	NVM_RD	NVM_PR		RW	0x04	
_3F				AD	Y	OG				
UNLOCK_	3F:	1, unlock the b	ourst-reading	of FIFO. The b	urst-reading	can access reg	gisters behir	nd 0x3F. This	s option is reserv	ved for internal test.
		0, lock the bur	st-reading of	FIFO. The regi	ster address	will be locked	at 0x3F, for	normal use.		
NVM_LOA	D:	1, trigger loadi	ng register fr	om NVM						
		0, not trigger lo	bading regist	er form NVM						
		Th	is bit is clear	ed when NVM	loading is dor	ne				
NVM_RDY	:	1, NVM is read	ly, loading o	r programing N	VM is done					
		0, NVM is not	ready, loadin	g or programm	ing NVM is in	progress.				
		N\	/M_RDY is r	ead-only to cus	tomer.					
NVM_PRO	G:	1, trigger programing NVM								
		0, not trigger p	rogramming	NVM						
		Th	is bit is clear	ed when NVM	programming	is done				

Register 0	x36 (SR)								
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
SOFT_RE	SET							RW	0x00
SOFT_RE	SET:	0xB6, reset all	0		non to quator	nor			

k NVM for programming (not open to customer)

This register is cleared when reset or NVM programming is done

#### Register 0x37 (OFFSET\_XY)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default	
OFFSET_X	<10:8>		GAIN_Z<9:8	}>	OFFSET_Y	<10:8>		RW	NVM	
OFFSET_X<10:8>: offset value of x-channel. This data is the trimming data for x channel in FT phase, together with OFFSET_X<7:0> in 0x38.										
GAIN_Z<9:8	3>:	sensitivity trimr	ning bits for z	channel, toge	ther with GAI	N_Z<7:0> in 0	0x3D (total 10	bits).		

OFFSET\_Y<10:8>: offset value of y-channel. This data is the trimming data for y channel in FT phase, together with OFFSET\_Y<7:0> in 0x39.

Register 0x38 (OFFSET\_X)

										_
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default	
OFFSET_X-	<7:0>							RW	NVM	
OFFSET X	<7:0>: 01	fset value of x	-channel. Thi	s data is the t		for x channel i	n FT phase.	together with C	DFFSET X<1	0:8:

B> in 0x37<7:5>. The trimming LSB is 4mg, the full trimming range in digital domain is +-4g


User can perform read-modify-write access, to change the register value. However, when device is re-power-on, or soft-reset, this value will be updated to default again.

	<39 (OFFSI	E I Y)							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
FFSET \	(<7:0>							RW	NVM
FSET_\	<b>{</b> <7:0>:	The trimming User can pe	g LSB is 4m rform read-r	g, the full trimr	ming range in ccess, to chan	digital domain	n is +-4g	-	th OFFSET_Y<
Register 0>	⊲a (OFFSI	ET_Z)							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
FFSET_Z	<u>Z</u> <7:0>							RW	NVM
DFFSET_2		The trimming User can per	g LSB is 4m rform read-r Il be update	g, the full trimr	ming range in ccess, to chan	digital domain	n is +-8g		th OFFSET_Z<
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
AIN_X						•	•	RW	NVM
Register 0)	⟨3c (GAIN	Gain_total = Gain rang is Y) not open to	from 1 to 2,	N_X) / 256 the worst gair	n accuracy is 7	I/256 ~= 0.4%	b l		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
AIN_Y	2.10	2.10	2	2.10	2.12		1 2.10	RW	NVM
		Gain rang is	from 1 to 2,	the worst gair	n accuracy is 7	/256 ~= 0.4%	'n		
t7	Bit6	<u>Z) not open to</u> Bit5	customer Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
Bit7 GAIN_Z<7:	Bit6	Bit5	Bit4	•	Bit2	Bit1	Bit0	RW	NVM
Bit7 GAIN_Z<7: GAIN_Z: Register 0x Bit7	Bit6 :0> (3e (FIFO_ Bit6	Bit5 sensitivity tri Gain_total = Gain rang is	Bit4 mming bits f (128 + GAI	or z channel,	Bit2	Bit1 GAIN_Z<9:8> v is 1/128 ~= 0 Bit1	Bit0 in 0x37<4:3> 0.8% Bit0	RW (total 10 bits).	Default
it7 GAIN_Z<7 GAIN_Z: Cegister 0x it7 IFO_MOE	Bit6 :0> <3e (FIFO_ Bit6 DE<1:0>	Bit5 sensitivity tri Gain_total = Gain rang is CFG) Bit5	Bit4 mming bits 1 (128 + GAII from 0.5 to Bit4	or z channel, N_Z) / 256 4.5, the worst Bit3	Bit2 together with 0 gain accuracy Bit2	Bit1 GAIN_Z<9:8> v is 1/128 ~= 0 Bit1 FIFO_C	Bit0 in 0x37<4:3> 0.8% Bit0 H<1:0>	RW (total 10 bits).	NVM
Bit7 GAIN_Z<7 GAIN_Z: Register 0» Bit7 FIFO_MOE	Bit6 :0> <3e (FIFO_ Bit6 DE<1:0>	Bit5 sensitivity tri Gain_total = Gain rang is CFG) Bit5	Bit4 mming bits f (128 + GAII from 0.5 to Bit4 defines FII	or z channel, N_Z) / 256 4.5, the worst	Bit2 together with 0 gain accuracy Bit2	Bit1 GAIN_Z<9:8> v is 1/128 ~= 0 Bit1 FIFO_C	Bit0 in 0x37<4:3> 0.8% Bit0 H<1:0>	RW (total 10 bits).	Default
Bit7 GAIN_Z<7 GAIN_Z: Bit7 FIFO_MOE FIFO_MOE	Bit6 :0> (3e (FIFO_ Bit6 DE<1:0> DE<1:0>:	Bit5 sensitivity tri Gain_total = Gain rang is CFG) Bit5 FIFO_MODE FIFO_MODE TITO_MODE FIFO_MODE 11 10 01 00 FIFO_CH de 11, only z ax 01, only x ax 00, all axes of	Bit4 mming bits f (128 + GAI from 0.5 to Bit4 DE<1:0> fines which is data be s is data be s sis data be s	or z channel, N_Z) / 256 4.5, the worst Bit3 FO mode of th Mode FIFO STREAM FIFO BYPASS	Bit2 together with 0 gain accuracy Bit2 e device. Sett	Bit1 GAIN_Z<9:8> r is 1/128 ~= 0 Bit1 FIFO_C ings as followi	Bit0 in 0x37<4:3> 0.8% Bit0 H<1:0>	RW (total 10 bits).	Default
Bit7 SAIN_Z<7: SAIN_Z: SAIN_Z: SBIT7 TFO_MOE TFO_MOE TFO_CH< Register 0x	Bit6 :0> (3e (FIFO_ Bit6 DE<1:0> DE<1:0>: (3f (FIFO_I	Bit5 sensitivity tri Gain_total = Gain rang is CFG) Bit5 FIFO_MODE FIFO_MODE T1 10 01 00 FIFO_CH de 11, only z ax 00, only y ax 00, only x ax 00, all axes o DATA)	Bit4 mming bits t (128 + GAII from 0.5 to Bit4 DE<1:0> fines which is data be s is data be s data be stor	or z channel, N_Z) / 256 4.5, the worst Bit3 FO mode of th Mode FIFO STREAM FIFO BYPASS channel data tored in FIFO tored in FIFO tored in FIFO din FIFO buf	Bit2 together with 0 gain accuracy Bit2 e device. Sett be stored in F buffer buffer buffer fer	Bit1 GAIN_Z<9:8> r is 1/128 ~= 0 Bit1 FIFO_C ings as followi	Bit0 in 0x37<4:3> 0.8% Bit0 H<1:0> ing	RW (total 10 bits).	Default 0x00
it7 GAIN_Z<7: GAIN_Z: Cegister 0x it7 IFO_MOE IFO_MOE	Bit6 :0> (3e (FIFO_ Bit6 DE<1:0> DE<1:0>: (3f (FIFO_I Bit6	Bit5 sensitivity tri Gain_total = Gain rang is CFG) Bit5 FIFO_MODE FIFO_MODE TITO_MODE FIFO_MODE 11 10 01 00 FIFO_CH de 11, only z ax 01, only x ax 00, all axes of	Bit4 mming bits f (128 + GAI from 0.5 to Bit4 DE<1:0> fines which is data be s is data be s sis data be s	or z channel, N_Z) / 256 4.5, the worst Bit3 FO mode of th Mode FIFO STREAM FIFO BYPASS channel data tored in FIFO tored in FIFO	Bit2 together with 0 gain accuracy Bit2 e device. Sett	Bit1 GAIN_Z<9:8> r is 1/128 ~= 0 Bit1 FIFO_C ings as followi	Bit0 in 0x37<4:3> 0.8% Bit0 H<1:0> ing	RW (total 10 bits).	Default

FIFO\_DATA: FIFO read out data. User can read out FIFO data through this register. Data format depends on the setting of FIFO\_CH (0x3e<1:0>). When the FIFO data is the LSB part of acceleration data, and if FIFO is empty, then FIFO\_DATA<0> is 0. Otherwise if FIFO is not empty and the data is effective, FIFO\_DATA<0> is 1 when reading LSB of acceleration.

## ORDERING INFORMATION

Ordering Number	dering Number Temperature Range		Packaging		
QMA6981-TR	-40℃~85℃	LGA-12	Tape and Reel: 5k pieces/reel		



## **CAUTION: ESDS CAT. 1B**

## FIND OUT MORE

For more information on QST's Accelerometer Sensors contact us at 86-21-50497300.

The application circuits herein constitute typical usage and interface of QST product. QST does not provide warranty or assume liability of customer-designed circuits derived from this description or depiction.

QST reserves the right to make changes to improve reliability, function or design. QST does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

ISO9001:2008

Chengbei Road 235, Shanghai

Tel: 86-21-69517300

China Patents 201510000399.8, 201510000425.7, 201310426346.3, 201310426677.7, 201310426729.0, 201210585811.3 and 201210553014.7 apply to the technology described.

First Floor, Building No.2,



Rev1.1, released Jan. 2016 **QST** Corporation

QST