



Single-Chip Low-Power FM Receiver for Portable Devices

The QN8025 is a high performance, low power, full- Portable Audio & Media Players featured single-chip stereo FM receiver designed for cell • MP3/MP4 player, PMP, PND phones, MP3 players, and portable radios. The QN8025 also GPS Personal Navigation Devices supports RDS/RBDS data reception. • Automotive and Accessories Key Features • Worldwide FM Band Coverage • Adaptive Noise Cancellation • 62 MHz to 108 MHz full band tuning in Mono/stereo blend 50/100/200 kHz step sizes High cut • 50/75 µs de-emphasis • Soft mute Ease of Integration High Performance • Small footprint, available in 2.5 x2.5 QFN16 and 4x4 QFN24 packages

• 32.768 kHz and MHz crystal and direct clock input supported

General Description

- *I²C* control interface
- Very Low Power Consumption
 - 15 mA typical
 - Integrated LDO
 - VIO: 1.6~3.3V, VCC: 2.7~5.0V
 - Power saving IDLE and Standby modes
 - Low shutdown leakage current
 - Volume control

QN8025 Functional Blocks:

- Superior sensitivity, better than 1.78 μV_{EMF}
- 62dB stereo SNR, 0.05% THD
- Integrated audio processing (SNC, HCC, SM)
- Auto channel seek
- L/R separation 45dB
- RDS/RBDS

• Supports US and European data services

- **Robust Operation**
 - $-25^{\circ}C$ to $+85^{\circ}C$ operation
 - ESD protection on all input and output pads



Ordering Information appears at Section 7.

Typical Applications

- Cell Phones / PDAs / Smart Phones





CONTENTS

1	Pin Assignment	4
2	Electrical Specifications	5
3	Functional Description	10
	3.1 FM Receiver	10
	3.2 Audio Processing	11
	3.3 RDS/RBDS	12
	3.4 Auto Seek (CCA)	12
4	Control Interface Protocol	13
5	Applications	14
	5.1 Typical Application Schematic	
	5.2 Power Supply	
	5.3 Chip Enable	
	5.4 Clock Selection and Setting	
	5.5 Audio Interface	15
	5.6 Antenna	15
	5.7 Reset	15
	5.8 Receive Mode	16
	5.9 Idle and Standby Mødes	16
	5.10 Volume Control	16
	5.11 Channel Setting	16
	5.12 Hardware Interrupt	16
	5.13 RDS/RBDS	16
	5.14 Programming Guide	17
6	User Control Registers	19
7	ORDERing INFORMATION	34
8	Package Description	35
9	Solder Reflow Profile	39
	9.1 Package Peak Reflow Temperature	
	9.2 Classification Reflow Profiles	
	9.3 Maximum Reflow Times	40



REVISION HISTORY

REVISION	CHANGE DESCRIPTION	DATE
0.1	Initial version	02/18/09
0.1a	Modify the register "02h"	02/19/09
0.2	Modify the table 1 and package Overall Height 0.75mm,update the frequency 61.75~108 MHz. Vcc range:2.7~5.0V,typical value=3.3V ,modify the Figure 6;delete AM	02/25/09
0.21	Modify the register 18h	02/26/09
0.22	$THD_{audio_in}\text{-}MONO,\Delta f=22.5\;kHz$ ->75 kHz; the description of Reg0[5]	02/27/09
0.23	 Modify the key feature: delete mono SNR in feature of page1; current 16.7mA THD 0.05% Delete some content about "General Description"; Table 4: I_{RX}-TYP 15.4-MAX 16 is modified to I_{RX}-TYP 16.7 Delete Section "Functional Block Diagram" Modify the Section "Functional Descriptions" Modify the Figure 7 : save address>slave address Add the Section Ordering Information 	03/25/09
0.3	 Modify the grammar and syntax; Figure 7; Table 16: 04 h-System status. Table 4: I_{RX}-TVP 16.7 is modified to I_{RX}-TVP 15 Delete "CCS" in register SYSTEM1 	03/30/09
0.31	Section 5.14 3) RegIAh→Reg0Ah	04/22/09
0.32	Section 5.14 3) CH_START (Reg08h) \rightarrow CH (Reg07h)	04/23/09
0.33	 Correct the description of Reg0 [1]: set CHSC (REG0 [5])→ set CHSC (REG0 [1]) Modify Section 5.14 3) Read the STATUS1 (Reg04h [3]) bit. If it is high→low 	04/28/09
0.34	Register 17 [5] default $0 \rightarrow 1$; Register 17 [4] default $1 \rightarrow 0$	05/07/09

STATEMENT:

Users are responsible for compliance with local regulatory requirements for low power unlicensed FM broadcast operation. Quintic is not responsible for any violations resulting from user's intentional or unintentional breach of regulatory requirements in personal or commercial use.



1 PIN ASSIGNMENT



Figure 1	QN8025-NCNB Pin Out QFN16 2.5x2.5mm Figure 2
Table 1:	Pin Descriptions

able 1:	Fin Descriptions		
QFN16	QFN24	NAME	DESCRIPTION
1	24	VCC	Voltage supply
2	$1 \bigcirc \bigcirc \bigcirc$	ALO	Analog audio output - left channel
3	2	ARO	Analog audio output – right channel
4	6/9	GND	Ground
5	7	RFI	FM Receiver RF input
6	8	RFGND	RF ground
7	10	((VIO)	IO voltage level – specifies voltage limit for all digital pins.
8		CEN	Chip enable: Chip power down if less than 0.6V, power up if voltage applied 0.7*VIO.
9	14	NC1	This pin must be left floating.
10	\searrow	NC2	This pin must be left floating.
11	17	XTAL2	On-chip crystal driver port 2. If using an external clock source, connect this pin to ground.
12	18	XTAL1/ XCLK	On-chip crystal driver port 1. If using an external clock source, inject from this pin
13	19	GND	Ground
14	20	INT	Interrupt signal (active low)
15	22	SCL	Clock for I ² C serial bus.
16	23	SDA	Bi-directional data line for I ² C serial bus.
	3/4/5/12/ 13/15/16/21	NC	No connect.

 Rev 0.34 (05/09)
 Copyright ©2009 by Quintic Corporation
 Page 4

 Confidential A
 Confidential Information contained herein is covered under Non-Disclosure Agreement (NDA). Advance Technical Information. This is a product under development. Characteristics and specifications are subject to change without notice.
 Page 4



 \land

2 ELECTRICAL SPECIFICATIONS

Table 2: Absolute Maximum Ratings

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{bat}	Supply voltage	VCC to GND	-0.3	5	V
V _{IO}	Logic signal level	CEN, SCL, SDA, INT to GND	-0.3	3.6	V
T_s	Storage temperature		-55	+150	°C

Table 3: Recommended Operating Conditions

-		$\rangle \rangle \rangle$			$ \land \land \land \land$	
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNIT
Vcc	Supply voltage	VCC to GND	2.7	3.3	5.0	<> v
T_A	Operating temperature	$\mathcal{C}(0)$	-25	$\left(\begin{array}{c} \\ \\ \\ \end{array} \right)$	+85	°C
RF _{in}	RF input level ¹	Peak input voltage		3	0.3	V
V _{IO}	Digital I/O-voltage		1.6		3.6	V
Notes: 1. At RF in	nput pin, RFI.		$\mathbf{\mathcal{I}}$			



Table 4: DC Characteristics

(Vcc = $2.7 \sim 5.0$ V, $T_A = -25 \sim 85$ °C, unless otherwise noticed. Typical values are at Vcc = 3.3V and $T_A = 25$ °C).

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNIT		
I _{RX}	Receive mode supply current	analog audio interface		15		mA		
I _{IDLE}	Idle mode supply current	Idle mode		4		mA		
I _{STBY}	Standby mode supply current	Standby mode		250		μΑ		
I _{PDN}	Power down leakage current	power down		10		μΑ		
Interface	Interface							
V _{OH}	High level output voltage	<u>,</u>	0.9*V _{IO}			V		
V _{OL}	Low level output voltage		9	\langle	0.1*V10	V		
V _{IH}	High level input voltage		0.7*V _{IO}			V		
V _{IL}	Low level input voltage			$) \rangle$	0.6	V		

Table 5: AC Characteristics

(Vcc = 2.7 ~ 5.0 V, $T_A = -25 \sim 85$ °C, unless otherwise noticed. Typical values are at Vcc = 3.3V and $T_A = 25^{\circ}$ C).

SYMBOL	PARAMETERS	CONDITIONS	MIN	ТҮР	MAX	UNIT		
F _{xtal}	Crystal or Clock frequency		0.032768 -40 ¹			MHz		
F_{xtal_err}	Crystal frequency accuracy	Over temperature, and aging	-20		20	ppm		
Notes: 1. See also PLL_DIV[19:0]								



Table 6: Receiver Characteristics

(Vcc = $2.7 \sim 5.0$ V, $T_A = -25 \sim 85$ °C, unless otherwise noticed. Typical values are at Vcc = 3.3V and $T_A = 25$ °C).

SYMBOL	PARAMETERS	CONDITIONS	MIN	ТҮР	MAX	UNIT
S _{RX}	FM sensitivity	(S+N)/N = 26dB		1.78		μV_{EMF}
S _{RDS}	RDS sensitivity	BER≤5%, average over 2000 blocks		8.9		μV_{EMF}
IP3	Input referred IP3	At maximum gain		105		dBµV
Rej _{AM}	AM suppression			50		dB
R _{in}	RF input impedance	At pin RFI		5		kΩ
S_{RX_Adj}	Adjacent channel rejection	200 kHz offset		40		dB
S _{RX_Alt}	Alternate channel rejection	400 kHz offset		40		dB
		MONO, $\Delta f = 22.5 \text{ kHz}^1$		63	$\langle \rangle \rangle$	
SNR _{audio_in}	Audio SNR	STEREO, $\Delta f = 67.5$ kHz, $\Delta f_{pilot} = 67.5$ kHz		62		dB
		MONO, $\Delta f = 75 \text{ kHz}$	\bigcirc	0.05		%
THD_{audio_in}	Audio THD	STEREO, $\Delta f = 67.5 \text{ kHz}$, $\Delta f_{\text{pilof}} = 6.75 \text{ kHz}$	KS .	0.03		%
$\alpha_{LR_{in}}$	L/R separation		2	45		dB
Att _{Pilot}	Pilot rejection			50		dB
B _{LR}	L/R channel imbalance	L and R channel gain imbalance at 1 kHz offset from DC			1	dB
<i>.</i>	De-emphasis time	PETÇ=l	71.3	75	78.7	μs
^c emph	constant	PETC = 0	47.5	50	52.5	μs
V _{audio_out}	Audio output voltage	Peak-Peak, single ended		1	1.4	V
R _{LOAD}	Audio output Loading Resistance			5		kΩ
C _{LOAD}	Audio output loading				20	pF
RSSI _{err}	RSSI uncertainty		-3		3	dB
Notes: 1. FOR	 CE_MO=0;					_



Table 7: Timing Characteristics

(Vcc = $2.7 \sim 5.0$ V, $T_A = -25 \sim 85$ °C, unless otherwise noticed. Typical values are at Vcc = 3.3 V and $T_A = 25$ °C).

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNIT
$ au_{ m pup}$	Chip power-up time ¹	From rising edge of CEN to PLL settled and transmitter ready for transmission.			0.6	Sec
		TMOUT [1:0] = 00		1		
τ	Auto Standby time 2	TMOUT [1:0] = 01		3		Min
Lastby	Auto Standoy time	TMOUT [1:0] = 10	^	5		IVIIII
		TMOUT [1:0] = 11	$\langle \rangle$	Never		
τ_{chsw}	Channel switching time ¹	From any channel to any channel.			0.1	Sec
Receiver T	iming			\langle		
$ au_{ m wkup}$	Wake-up time from standby to receive	Standby to RX mode.	(200	\mathbb{N}	msec
τ_{tune}	Tune time	Per channel, including Seek ³ .		5	\sim	msec
Notes: 1. Guara	anteed by design.	Aller -				

2. Chip automatic goes from IDLE to standby mode; TMOUT = 11 equivalent to auto standby disabled.

3. More time is required until audio is output.

Table 8: I²C Interface Timing Characteristics

(Vcc = $2.7 \sim 5.0$ V, $T_A = -25 \sim 85$ °C, unless otherwise noticed. Typical values are at Vcc = 3.3 V and $T_A = 25$ °C).

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNIT
f _{SCL}	I ² C clock frequency				400	kHz
t _{LOW}	Clock Low time	\bigcirc	1.3			μs
t _{HI}	Clock High time		0.6			μs
t _{ST}	SCL input to SDA falling edge start ^{1,3}		0.8			μs
t _{STHD}	SDA falling edge to SCL falling edge start ³		0.6			μs
t _{rc}	SCL rising edge ³	Level from 30% to 70%			300	ns
t _{fc}	SCL falling edge ³	Level from 70% to 30%			300	ns
t _{dtHD}	SCL falling edge to next SDA rising edge ³		20			ns
t _{dtc}	SDA rising edge to next SCL rising edge ³				900	ns
t _{stp}	SCL rising edge to SDA rising edge ^{2,3}		0.6			μs
t _w	Duration before restart ³		1.3			μs





SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNIT
C _b	SCL, SDA capacitive loading ³			10		pF
Notes: 1. Start 2. Stop 3. Guara	signaling of I^2C interface. signaling of I^2C interface. anteed by design.					





3 FUNCTIONAL DESCRIPTION

The QN8025 is a high performance low power single chip FM receiver IC supports worldwide FM broadcast band (61.75 to 108MHz). RDS/RBDS data service is also supported.



The QN8025 integrates FM receive functions, including RF front-end circuits (LNA, Mixer and channel selective filter etc), a fully digitized FM demodulator, MPX decoder, de-emphasis and audio processing (SM, HCC, and SNC). Advanced digital architecture enables superior receiver sensitivity and crystal clear audio. The QN8025's Auto Seek function enables automatic channel selection for better sound quality.

The QN8025 is a small footprint, high level of integration and supports multiple clock frequencies. These features make it easy to be integrated into a variety of small formfactor low-power portable applications. Integrated low phase noise digital synthesizers and extensive on-chip auto calibration ensures robust consistent performance over temperature and process variations. An integrated voltage regulator enables direct connection to a Li-ion battery and provides high PSRR for superior noise suppression. A low-power IDLE and Standby mode extends battery life.

3.1 FM Receiver

The QN8025 receiver uses a highly digitized low-IF architecture, allowing the elimination of external components and factory adjustments.

The received RF signal is first amplified by an integrated LNA and then down converts to intermediate frequency (IF) via a quadrature mixer. To improve image rejection (IMR), the quadrature mixer can be programmed to be at high-side or low-side rejection. When the RF frequency is greater than the local oscillator (LO), image is at low side; otherwise, image is at high side (Refer to Reg02h for more information). An integrated IF channel filter rejects out-ofchannel interference signal. AGC is also performed simultaneously to optimize the signal to noise ratio as well as linearity and interference rejection. The filtered signal is digitized and further processed with a digital FM demodulator and MPX decoder. Audio processing is then performed based on received signal quality and channel condition. Two high-quality audio DACs are integrated on chip to drive the audio output. The RDS signal will also be decoded if RDS reception is enabled.

A receive signal strength indicator (RSSI) is provided and can be read from RSSIDB [7:0]. The figure blow shows the curve of RSSI vs different RF input level. Auto seek utilizes RSSI to search good channel.



The following figure is measured at FM=88MHz . The RSSI Curve is not varied by FM frequency.



3.2 Audio Processing

The MPX signal after FM demodulation is comprised of left and right channel signal, pilot and RDS signal in the following way:

 $m(t) = \left[L(t) + R(t)\right] + \left[L(t) - R(t)\right]\cos(4\pi f t + 2\theta_0) + \alpha \cos(2\pi f t + \theta_0) + d(t)\cos(6\pi f t + 3\theta_0) + \alpha \cos(2\pi f t + \theta_0) + d(t)\cos(6\pi f t + 3\theta_0) + \alpha \cos(2\pi f t + \theta_0) +$

Here, L(t) and R(t) correspond to the audio signals on the left and right channels respectively, f = 19 kHz, θ is the initial phase of pilot tone and α is the magnitude of the pilot tone, and d(t) is the RDS signal. In stereo mode, both L and R are recovered by de-MPX. In mono mode, only the L+R portion of audio signal exists. L(t) and R(t) are recovered by de-MPX.

In receive mode, stereo noise cancellation (SNC) for FM only, high cut control (HCC) and soft mute (SM) are supported. Stereo noise suppression is achieved by gradually combining the left and right signals to be a mono signal as the received signal quality degrades. SNC, HCC and SM are controlled by SNR and multipath ^{3θ} channel estimation results. The three functions will be archived automatically in the device.

The QN8025 has an integrated mono or stereo audio status indicator. There is also a Read ST_MO_RX (Reg04h [0]) bit to get sound information. In addition, there also is a force mono function to constrain output mono in Reg04h.

To improve the signal-to-noise ratio of the FM receiver by reducing the effect of high frequency interference and noise, the device integrates a technique called deemphasis. There are two selectable time constants (75us and 50us) supported.



Audio Response



The audio output can be muted with the MUTE_EN (Reg14h[7]) bit and the output can also be replaced by an internally generated 1KHz tone whenever the RFI has a RF signal input.

3.3 RDS/RBDS

The QN8025 supports RDS/RBDS data receiption in FM mode, including station ID, Meta data, TMC information, etc. The integrated RDS processor performs all symbol

encoding/decoding, block synchronization, error detection and correction functions. RDS/RBDS data communicates with an external MCU through the serial control interface.

3.4 Auto Seek (CCA)

In receive mode, the QN8025 can automatically tune to stations with good signal quality. For the auto seek function, it's also named CCA (Clear Channel Assessment).



4 CONTROL INTERFACE PROTOCOL

The QN8025 supports the standard I²C serial interfaces. At power-on, all register bits are set to default values.

I²C Serial Control Interface

The I^2C bus is a simple bi-directional bus interface. The bus requires only serial data (SDA) and serial clock (SCL) signals. The bus is 8-bit oriented. Each device is recognized with a unique address. Each register is also recognized with a unique address. The I^2C bus operates with a maximum frequency of 400 kHz. Each data put on the SDA must be 8 bits long (Byte) from MSB to LSB and each byte sent should be acknowledged by an "ACK" bit. In case a byte is not acknowledged, the transmitter should generate a stop condition or restart the transmission. If a stop condition is created before the whole transmission is completed, the remaining bytes will keep their old setting. In case a byte is not completely transferred, it will be discarded.

Data transfer to and from the QN8025 can begin when a start condition is created. This is the case if a transition from HIGH to LOW on the SDA line occurs while the SCL is HIGH. The first byte transferred represents the address of the IC plus the data direction. The default IC address is 0010000. A LOW LSB of this byte indicates data transmission (WRITE) while a HIGH LSB indicates data request (READ). This means that the first byte to be transmitted to the QN8025 should be "20" for a WRITE operation or "21" for a READ operation.

The second byte is the starting register address (N) for write/read operation. The following bytes are register data for address N, N+1, N+2, etc. There is no limit on the number of bytes in each transmission. A transmission can be terminated by generating a stop condition, which is SDA transition from LOW to HIGH while SCL is HIGH. For write operation, master stops transmission after the last byte. For read operation, master doesn't send ACK after receiving the last read back byte; then stops the transmission

The timing diagrams below illustrate both write and read operations.





Notes:

- 1. The default IC address is 0010000.
- 2. "20" for a WRITE operation, "21" for a READ operation.



5 APPLICATIONS

5.1 Typical Application Schematic



5.2 Power Supply

The QN8025 provides an integrated voltage regulator. There needs to be only one decoupling capacitor of about 0.1uF on the battery power supply. A 10uF capacitor can be added for best performance. The supported power supply voltage range is 2.7 to 5.0V.

5.3 Chip Enable

To enable the device, the CEN pin should be connected to high level (greater than 0.7*VIO). If the driving voltage is less than 0.6V to the CEN pin will be disabled. When CEN is low, the device will stop at the off state, with the system current at only 10uA.

5.4 Clock Selection and Setting

The QN8025 has an integrated crystal oscillator and supports various crystal frequencies. Alternatively, the QN8025 can be driven externally by various clock frequencies through a coupling capacitor.

1) Clock Source Selection;

When a crystal is used as the system clock input, two load capacitors need to be added in the application circuit and their values can be used to tune oscillator frequency. When external clock input is used, there are three types of input clock waveforms supported (single ended, differential sine wave, and digital clock). In Reg18h[7:6], two bits are used for selecting the different clock sources. The default value selects the crystal as clock input.

2) Crystal Starting Current Setting:

The following bits should be optimized for stable crystal oscillation and low power consumption. (Refer to the description of Reg18h for details.)





QN8025

5:0	XISEL[5:0]	100000	crystal frequency (mhz)	crystal oscillator current setting
			0.032768	0.078*XISEL[5:0]
			≥1MHz	6.25*XISEL[5:0]

Note: If crystal can't oscillate normally, it is necessary to increase XISEL[5:0]. Its default value is 100000.

3) External Clock Application:



Note: 32.768KHz or greater than or equal to MHz Clock can be supported

Figure 9 External Clock Input Circuit

When external clock is used, XTAL2 pin should be connected to ground.

When input clock is digital clock, its valid amplitude is determined by VIO, and for sine wave clock, the valid amplitude of clock should be about 500mXp.

4) PLL Configuration:

To select the clock frequency, set the PLL frequency divider according to the following formula:

PLL_DIV[19:0]=Clock frequency /64

For example: If clock frequency is 32.768KHZ, then so PLL_DIV[19:0] =32768/64=512.

This number can be translated into a hex result of 0x0200. So Write 0x02 into Reg16h, write 0x00 into Reg15h, and write 0x00 into Reg17h[3:0]. The default value of this parameter PLL_DIV[19:0] is 0x0200 for 32.768 KHz.

5.5 Audio Interface

The QN8025 has a highly flexible analog audio interface. The maximum single-ended audio output level is 1.4V peak-to-peak and is AC coupled to external audio driver. An external audio driver should be used when driving the headphone or speaker directly.

5.6 Antenna

The following circuit is a typical application utilizing the earphone line as a FM antenna. Three ferrite beads are used to prevent interference of the FM signal with the audio signal. A typical ferrite bead value is about 2.5K@100MHz

For more information on FM antenna design, please refer to related application notes.



Figure 10 Earphone Line as FM Antenna

5.7 Reset

The QN8025 has three ways to achieve system reset: power down, lowering CEN(refer to Section 5.3), and software reset.

For software reset, set Reg00h[7] bit low to reset the device.

After reset, the device will enter idle mode. Before start to receive, system initialization should be executed.



5.8 Receive Mode

After going through hardware and software initialization (refer to Section 5.14), set RXREQ (Reg00h[4]) bit high, and then the device enters receive mode.

To configure the FM receiver, programmability through registers are provided to select frequency, set channel index, select de-emphasis constants (75us or 50us), enable audio mute and volume control.

5.9 Idle and Standby Modes

The QN8025 features low power idle and standby modes for fast state transition and power saving. After power up, the QN8025 will enter idle mode automatically.





As shown in Figure 11, standby mode can not directly enter idle mode.

The receive mode is the highest priority mode. If both STNBY (Reg00h[5]) and RXREQ (Reg00h[4]) bits are high, the device will enter the receive mode.

STNBY and RXREQ bits of the Reg00h are used for setting all three modes. Refer to Reg00h for detail information.

If there is no receiving requirement in a pre-determined time period, the QN8025 will enter standby mode automatically. The auto-standby function can be enabled or disabled through register setting. Enabling and disabling of auto-standby can be set in TMOUT bit (refer to Reg01h).

5.10 Volume Control

The QN8025 integrates an analog volume controller and a digital volume controller to set audio output gain. The digital gain step is 1dB, and the analog gain step is 6dB. The total gain range is -41 dB to 6 dB. Refer to Reg14h for more descriptions.

5.11 Channel Setting

Manual Channel Setting

Rev 0.34 (05/09)

By programming channel index CH[9:0], the RF channel can be set to any frequency between 61.75 MHz \sim 108 MHz in 50 kHz steps. The channel index and RF frequency have the following relationship:

 $F_{RF} = (61.75 + 0.05 \text{ x} Channel Index})$, where F_{RF} is the RF frequency in MHz.

For example: To set the receiver at 106.9MHz, the channel index can be calculated with the upper formula as shown in following.

Channel index =(106.9-61.75)/0.05 =903

This translates into a hex number 0x0387. So write 0x87 to Reg07h[7:0] and write 0x03 to Reg0Ah[1:0] to tune to the desired channel.

Auto Seek

After setting start frequency, stop frequency, searching step and search threshold, the auto seek function can be enabled by setting CHSC (Reg00h[1]) to one. (Refer to section 5.14-3 for programming guide).

Also, auto-seek supports a hardware interrupt function. Refer to section 5.12 for more descriptions.

5.12 Hardware Interrupt

The QN8025 supports a hardware interrupt function. It can generate an interrupt signal to a MCU during auto seek or RDS reception, in order to relieve the MCU from continuous polling on the QN8025's registers.



Figure 12 Interrupt Output

If RDS_INT_EN (Reg17h[7])) is set to high, a low pulse of roughly 4.55ms will be produced on the INT pin when a new group of data is received and stored into RDS registers in RDS mode.

Similarly, in CCA mode, after CCA_INT_EN (Reg17h[6]) is set to high, the same low pulse will be generated on the INT pin when a good quality channel is found in the CCA mode.

5.13 RDS/RBDS

In receive mode, setting RDSEN (Reg00h[3]) bit high will enable the RDS function. Once the device receives RDS signal, the RDSSYNC (Reg13h[4]) will be high. On reception of a RDS signal, if RDS_RXTXTUPD (Reg13h[7]) bit is toggled, or the INT pin will output a

Copyright ©2009 by Quintic Corporation

Page 16

Confidential A Confidential Information contained herein is covered under Non-Disclosure Agreement (NDA). Advance Technical Information. This is a product under development. Characteristics and specifications are subject to change without notice.



4.55ms low pulse when hardware interrupt function is enabled by RDS_INT_EN, RDS data buffer (Reg0Bh to Reg12h) will be filled.

The results of error check-sum on four RDS blocks are then available in STATUS2[3:0] (Reg13h[3:0]). If any check-sum bit is non-zero, the corresponding RDS block is not valid. Check the register map for detailed definition of STATUS2[3:0].

E_DET bit (Reg13h[6]) is used for distinguishing whether the received RDS group contains E (MMBS) block, and RDSC0C1 (Reg13h[5]) bit is used for judging whether the received group is A group or B group.

5.14 Programming Guide

1) System Initialization:

To initialize the device, the following steps need to be executed.

a. Supply power to VCC and interface supply voltage level to VIO input. VCC, VIO and CEN should be sequenced in following order.



Figure 13 CEN Start Up Sequence

As shown in Figure 13, to make sure the device is working normally, CEN must be active after VCC and VIO are stable. If this start up sequence is not followed, a software reset operation will be necessary.

- **b.** Select clock frequency (32.768KHz or other frequencies), then set the PLL divider (Reg15h to Reg17h).
- **c.** Select clock source (crystal or external clock), and crystal starting current setting (crystal use only). For detailed configuration, refer to section 5.4.
- **d.** Software initialization. Refer to QN8025 application note.

2) Manual Channel Tuning

- **a.** According to the formula on Section 5.11, derive channel index of the desired channel.
- **b.** Write channel index to Reg07h and Reg0Ah[1:0].
- **c.** Set CHCS (Reg00h[1]) bit low to disable the CCA function and select manual operation.
- **d.** Set the CCA_CH_DIS (Reg00h[0]) bit high to select manual tuning channel.
- e. Set RXREQ (Reg00[4]) bit high to enter receive mode.

3) Auto Seek (CCA)

- a. Set start frequency of CCA. Using the formula on Section 5.11, calculate channel index of start frequency, then write its hex value to Reg08h and Reg0Ah[3:2].
- **b.** In the same way calculate channel index of stop frequency, then write its hex value to Reg09h and Reg0Ah[5:4].
- **c.** Select step of CCA, 50KHz, 100KHz or 200KHz, write corresponding value to Reg0Ah[7:6] bits.
- **d.** Write suitable value to RXCCAD[5:0] to set CCA searching threshold in Reg01h.
- e. Set CCA_INT_EN (Reg17h[6]) bit high to enable interrupt for CCA. (optional)
- **f.** Set the CCA_CH_DIS (Reg00h[0]) bit low to select CCA result as tuning channel.
- **g.** Set CHSC (Reg00h[1]) bit high to enable CCA.
- **h.** Set RXREQ (Reg00h[4]) bit high to enter receive mode.
- Read the CH (Reg07h) and CH_STEP (Reg0Ah[1:0]) after the CHSC (Reg00h[1]) bit is low, or when interrupt function is enabled and the INT pin outputs a low pulse.
- **j.** Read the STATUS1 (Reg04h[3]) bit. If it is low, the CCA result is valid, otherwise, discard the result. **Note:** If interrupt function is used, don't need to check STATUS1 bit.



- **k.** According to the values of CH (Reg07h) and CH_STEP (Reg0Ah [1:0]), then calculate channel result of CCA.
- **I.** Repeat step **g** to **k** for scanning all good channels in a frequency band.

Note: When the start frequency is greater than the stop frequency, the device will search down, and when the start frequency is less than the stop frequency, the device will search up.

4) RDS

- **a.** Configure QN8025 channel as described in "Manual Channel Tuning".
- **b.** Set the RDS_INT_EN (Reg17h[7]) bit high to enable the RDS interrupt function. (optional)
- c. Set the RDS_ONLY(Reg17h[5]) bit high or low (default is low) to select the RDS working mode. (optional)

- **d.** Set the RDSEN (Reg00h[3]) bit high to enable the RDS function.
- e. Check the RDSSYNC (Reg13h[4]) bit. If it is high, the device has received RDS signal, otherwise keep waiting or exit the RDS mode.
- **f.** Look for the RDS reception indicators. Check the RDS_RXTXUPD (Reg13h[7]) bit to monitor whether it is toggled in Reg13h. If the RDS interrupt function is enabled, low pulse on the INT pin is another indicator of the RDS reception. If no RDS reception, keep waiting.
- **g.** After RDS indicators in step **f** are triggered, read out Reg13h[3:0] four bits values to judge whether they are all zeros. If so, RDS data in registers Reg0Bh to Reg12h (RDSD0 ~ RDSD7) are valid.
- **h.** Read out RDS data from registers Reg0Bh to Reg12h (RDSD0 ~ RD\$D7) for further decoding.
- i. Repeat steps e to h for continuous reception of RDS data.



6 USER CONTROL REGISTERS

------ THIS IS A PREVIEW LIST. Number and content of registers subject to change without notice ------

There are 25 user accessible control registers. All registers not listed below are for manufacturing use only.

REGISTER	NAME	USER CONTROL FUNCTIONS
00h	SYSTEM1	Sets device modes.
01h	CCA	Sets CCA parameters.
02h	DEV_ADD	Sets device address.
03h	RSSISIG	In-band signal RSSI dBµV value.
04h	STATUS1	System status.
05h	CID1	Device ID numbers.
06h	CID2	Device ID numbers.
07h	СН	Lower 8 bits of 10-bit channel index.
08h	CH_START	Lower 8 bits of 10-bit channel scan start channel index.
09h	CH_STOP	Lower 8 bits of 10-bit channel scan stop channel index.
0Ah	CH_STEP	Channel scan frequency step. Highest 2 bits of channel indexes.
0Bh	RDSD0	RDS data byte 0.
0Ch	RDSD1	RDS data byte 1.
0Dh	RDSD2	RDS data byte 2.
0Eh	RDSD3	RDS data byte 3.
0Fh	RDSD4	RDS data byte 4.
10h	RDSD5	RDS data byte 5.
11h	RDSD6	RDS data byte 6.
12h	RDSD7	RDS data byte 7.
13h	STATUS2	RDS status indicators.
14h	VOL_CTL	Audio controls.
15h	PLL_DIV0	PLL divider bits
16h	PLL_DIV1	PLL divider bits
17h	PLL_DIV2	PLL divider bits, interrupt enables.
18h	REG_XTL1	XCLK pin control, crystal oscillator current control.

Table 16: Summary of User Control Registers



 \land

Register Bit R/W Status:

- *RO R*ead *O*nly: You can not program these bits.
- WO Write Only: You can write and read these bits; the value you read back will be the same as written.

R/W - Read/Write: You can write and read these bits; the value you read back can be different from the value written. Typically, the value is set by the chip itself. This could be a calibration result, AGC FSM result, etc.

Word: SYSTEM1 Address: 00h

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
swrst	recal	stnby	rxreq	rdsen	force_mo	chsc	cca_ch_dis
wo	wo	wo	WO	wo	WO	WO	WO

Bit	Symbol	Default	Description					
7	SWRST	0	Reset all registers to default values:					
			0 Keep the current values.					
			1 Reset to the default values.					
6	RECAL	0	Reset the state to initial states and recalibrate all blocks:					
		(0 No reset. FSM runs normally.					
		R	Reset the FSM. After this bit is de-asserted, FSM will go through all the power up and calibration sequence.					
5	STNBY	0	Request immediately to enter Standby mode if the chip is in IDLE and no					
			RXREQ is received.					
			If we want exit standby mode and enter idle mode, we need to enter Rx mode as an intermediate stage.					
			0 Non standby mode. Either IDLE or RX mode.					
		$\land \land$	1 Enter standby mode.					
4	RXREQ	0	Receiving request (overwrites STNBY):					
			Non RX mode. Either IDLE or standby mode.					
			1 Enter receive mode.					
3	RDSEN	0	RDS enable:					
			0 No RDS.					
			1 RDS enable.					
2	FORCE_MO	0	Force receiver in MONO mode:					
			0 Not forced. ST/MONO auto selected					
			1 Forced in MONO mode					
1	CHSC	0	Channel Scan mode enable: Combined with RXREQ, chip scans for occupied channel for receiving. After completing channel scanning, this bit will be cleared automatically.					





			For RX Scan, the FIRST valid channel will be selected. So, if we want to start CCA, we should set CHSC (REG0 [1]) as 1, when CCA is completed, CHSC will be cleared to 0 automatically. If we want to use the scanned channel, we need to set CCA_CH_DIS as 0. (Of course we can set CCA_CH_DIS=0 at the same time with setting CHSC=1).				
			0 Normal operation				
			1 Channel scan mode operation.				
0	CCA_CH_DIS	1	CH (channel index) selection method: See description for CH register at 07h and 0Ah for more information.				
			0 CH is determined by internal CCA (channel scan).				
			1	1 CH is determined by the content in CH[9:0].			

Note: STNBY has the lowest priority.

Word: CCA

Address: 01h

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
tmout[1]	tmout[0]	rxccad[5]	rxcead[4]	rxccad[3]	rxccad[2]	rxccad[1]	rxccad[0]
wo	WO	wo) wo	wo	wo	WO	WO

Bit	Symbol	Default	Description				
7:6	TMOUT[1:0]	01	Time out setting for IDLE to standby state transition: (min)				
		$ \land \land$	01 3				
			1 1 Infinity (never)				
5:0	RXCCAD[5:0]	00 1001	RXCCAD[5:0] is used to set the threshold for RX CCA. Channel				
			with $RSSI(dBuv) > (RXCCAD-10) dBuv$ is selected as valid channel.				



Word: DEV_ADD Address: 02h

Bit 7 (MSB)	Bit 7 (MSB) Bit 6 Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
0	0 rsvd rsvd		rsvd	rsvd	rsvd	rsvd	rsvd
rw	ro	ro	ro	ro	ro	ro	ro

Bit	Symbol	Default		Description			
7	IMR	0	Image Rej	Image Rejection. In CCA disabled mode (CCA_DIS=1), this is user set			
			value. In C	CA mode, this is CCA selection read out			
			imr	imr Image rejection status			
			0	0 LO <rf, image="" in="" is="" lower-side<="" td=""></rf,>			
			1	LO>RF, image is in upper side			
6:0	rsvd	rrrrr	Reserved				
Wom	A. DESISIC	Addroga. (2h (BO)				
<u>Word</u> : RSSISIG <u>Address</u> : 0			JSN (RO)				

Word: RSSISIG Address: 03h (RO)

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
rssidb[7]	rssidb[6]	rssidb[5]	rssidb[4]	rssidb[3]	rssidb[2]	rssidb[1]	rssidb[0]
ro	ro	ro	ro	ro	ro	ro	ro

Bit	Symbol	Default	Description						
7:0	RSSIDB[7:0]	rrrrrrr	In-band signal RSSI (<i>Received Signal Strength Indicator</i>) dB μ V value: dB μ V = RSSI (with AGC correction) - 46						



Word: STATUS1 Address: 04h (RO)

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
rsvd	fsm[2]	fsm[1]	fsm[0]	rxcca_fail	rxagcset	rxagcerr	st_mo_rx
ro	ro	ro	ro	ro	ro	ro	ro

Bit	Symbol	Default		Description
7	rsvd	r	Reserved	<u>^</u>
6:4	FSM[2:0]	rrr	Top FSM s	tate indicator:
			FSM[3:0]	FSM status
			000	RESET
			001	CALI
			010	ADTE
			011	RMP2 (transit between STBY and IDLE)
			100	Receiving
			101	RXCCA
		\frown	110	STBY
			\bigcirc 1)1	reserved
3	RXCCA_FAIL	x)	RXCCA St	atus Flag: Indicates whether a valid channel is found during RX
			CCA. If a v	valid channel is found, channel index will stay there, and
			RXCCA_F	All $\neq 0$; otherwise, it will stay at the end of scan range and $AN = 1$
				RX CCA successful finds a valid channel.
				RX CCA fails to find a valid channel.
2	RXAGCSET	(RX AGC s	ettling status:
			0	not settled
			\sim 1	settled
1	RXAGCERR	r	RXAGC st	atus:
			0	no error
			1	AGC error
0	ST_MO_RX	r	Stereo rece	iving status:
			1	mono
			0	stereo



Word: CID1 Address: 05h (RO)

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
cid2[2]	cid2[1]	cid2[0]	cid1[2]	cid1[1]	cid1[0]	cid2[1]	cid2[0]
ro	ro	ro	ro	ro	ro	ro	ro

Bit	Symbol	value	Description
7:5	CID2[2:0]	rrr	reserved
4:2	CID1[2:0]	rrr	Chip ID for product family:
		000	
			001 reserved
			010 reserved
			011 reserved
			100 reserved
		<u>{</u>	101 reserved
			110 reserved
	\frown		111 reserved
1:0	CID2[1:0]	rr	Chip ID for minor revision:
		$)) \widetilde{01}$	00 0
			N 3
		$\langle \mathcal{N} \rangle$	



Word: CID2	Address: 06h (RO)

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
cid3[3]	cid3[2]	cid3[1]	cid3[0]	cid4[3]	cid4[2]	cid4[1]	cid4[0]
ro	ro	ro	ro	ro	ro	ro	ro

Symbol	Devault		Description
CID3[3:0]	rrrr	Chip ID for produc	ct ID:
	1000	0000-0111	reserved
		1000	QN8025
		1001-1111	reserved
CID4[3:0]	rrrr	Chip ID for major	revision is 1+CID4
	0001	0000	
		0001	
		0100	3
			4
	\bigcap	0100-1111	reserved
	Symbol CID3[3:0] CID4[3:0]	Symbol Devault CID3[3:0] ITIT 1000 1000 CID4[3:0] ITIT 0001 0001	Symbol Devault CID3[3:0] rrrr Chip ID for product 1000 0000-0111 1000 1000 1001-1111 1001-1111 CID4[3:0] rrrr Chip ID for major 0001 0001 0001 0001 0001 0011 0011 0100-1111 0100-1111

Word: CH Address: 07h (RW)

Bit 7 (MSB)	Bit 6	Bit 5 Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
ch[7]	ch[6]	ch[5] ch[4]	ch[3]	ch[2]	ch[1]	ch[0]
rw	rw	rw rw	rw	rw	rw	rw

Bit	Symbol	Default	Description
7:0	CH[7:0]	1010 0000	Lower 8 bits of 10-bit Channel index. Channel used for RX have two origins, one is from CH register (REG 07h+REG 0Ah[1:0]) which can be written by the user, another is from CCA/CCS. CCA/CCS selected channel is stored in an internal register, which is physically a different register with CH register, but it can be read out through register CH and be used for RX when CCA_CH_DIS(REG0[0])=0. FM channel: (61.75+CH*0.05)MHz



 \land

Word: CH_START Address: 08h

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
ch_sta[7]	ch_sta[6]	ch_sta[5]	ch_sta[4]	ch_sta[3]	ch_sta[2]	ch_sta[1]	ch_sta[0]
wo	wo	WO	wo	wo	wo	wo	wo

Bit	Symbol	Default	Description
7:0	CH_STA[7:0]	0000 0000	Lower 8 bits of 10-bit CCA (channel scan) start channel index.

Word: CH_STOP Address: 09h

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
ch_stp[7]	ch_stp[6]	ch_stp[5]	ch_stp[4]	ch_stp[3]	ch_stp[2]	ch_stp[1]	ch_stp[0]
wo	wo	wo	() ww	wo	wo	wo	wo
		$\langle \langle$	24112 -	\land)	

			$\langle \mathcal{A} \rangle \rangle = \langle \mathcal{A} \rangle \langle \mathcal{A}$
Bit	Symbol	Default	Description
7:0	CH_STP[7:0]	1000,0000	Lower 8 bits of 10-bit CCA (channel scan) stop channel index.

Word: CH_STEP Addre

|--|

Bit 7 (MSB)	Bit 6	Bit 5 Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
fstep[1]	fstep[0]	ch_stp[9] ch_stp[8]	ch_sta[9]	ch_sta[8]	ch[9]	ch[8]
WO	WO	wo wo	WO	WO	rw	rw

Bit	Symbol	Default	Description						
7:6	FSTEP[1:0]	01	CCA (cha	CCA (channel scan) frequency step:					
			00	50 kHz					
			01	01 100 kHz					
			10	10 200 kHz					
			11	reserved					
5:4	CH_STP[9:8]	10	Highest 2 freq is (6)	Highest 2 bits of 10-bit CCA (channel scan) stop channel index: Stop freq is (61.75+CH_STP*0.05) MHz.					
3:2	CH_STA[9:8]	00	Highest 2 freq is (6)	Highest 2 bits of 10-bit CCA (channel scan) start channel index: Start freq is (61.75+CH_STA*0.05) MHz.					





1:0	CH[9:8]	00	Highest 2 bits of 10-bit channel index: Channel freq is (61.75+CH*0.05)
			MHz.

Word: RDSD0 Address: 0Bh (RW)

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
rdsd0[7]	rdsd0[6]	rdsd0[5]	rdsd0[4]	rdsd0[3]	rdsd0[2]	rdsd0[1]	rdsd0[0]
ro	ro	ro	ro	ro	ro	ro	ro

Bit	Symbol	Default	Description
7:0	RDSD0[7:0]	XXXXXXXX	RDS data byte 0: In RX mode, it is the received data.

Word: RDSD1 Address: 0Ch (RW)

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
rdsd1[7]	rdsd1[6]	rdsd1[5]	rdsd1[4]	rdsd1[3]	rdsd1[2]	rdsd1[1]	rdsd1[0]
ro	ro	ro	ro	ro	40	ro	ro

Bit	Symbol	Default	Description
7:0	RDSD1[7:0]	XXXXXXXX	RDS data byte 1: In RX mode, it is the received data.

Word: RDSD2 Address: 0Dh (RW)

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
rdsd2[7]	rdsd2[6]	rdsd2[5]	rdsd2[4]	rdsd2[3]	rdsd2[2]	rdsd2[1]	rdsd2[0]
ro	ro	ro	ro	ro	ro	ro	ro

Bit	Symbol	Default	Description
7:0	RDSD2[7:0]	XXXXXXXX	RDS data byte 2: In RX mode, it is the received data.



Word: RDSD3 Address: 0Eh (RW)

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
rdsd3[7]	rdsd3[6]	rdsd3[5]	rdsd3[4]	rdsd3[3]	rdsd3[2]	rdsd3[1]	rdsd3[0]
ro	ro	ro	ro	ro	ro	ro	ro

Bit	Symbol	Default	Description
7:0	RDSD3[7:0]	XXXXXXXX	RDS data byte 3: In RX mode, it is the received data.

Word: RDSD4 Address: 0Fh (RW)

				$\langle \langle \rangle \rangle$	\rightarrow		
Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
rdsd4[7]	rdsd4[6]	rdsd4[5]	rdsd4[4]	rdsd4[3]	rdsd4[2]	rdsd4[1]	rdsd4[0]
ro	ro	ro	to	ro	ro	ro	ro
			\square	\sim	(\mathbb{C})	/	

		\bigcap	
Bit	Symbol	Default	Description
7:0	RDSD4[7:0]	XXXXXXXX	RDS data byte 4: In RX mode, it is the received data.

Word: RDSD5 Address: 10h (RW)

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
rdsd5[7]	rdsd5[6]	rdsd5[5]	rdsd5[4]	rdsd5[3]	rdsd5[2]	rdsd5[1]	rdsd5[0]
ro	ro	ro	ro	ro	ro	ro	ro

Bit	Symbol	Default	Description
7:0	RDSD5[7:0]	XXXXXXXX	RDS data byte 5: In RX mode, it is the received data.



Word: RDSD6 Address: 11h (RW)

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
rdsd6[7]	rdsd6[6]	rdsd6[5]	rdsd6[4]	rdsd6[3]	rdsd6[2]	rdsd6[1]	rdsd6[0]
ro	ro	ro	ro	ro	ro	ro	ro

Bit	Symbol	Default	Description
7:0	RDSD6[7:0]	XXXXXXXX	RDS data byte 6: In RX mode, it is the received data.

Word: RDSD7 Address: 12h (RW)

				$\langle \langle \rangle \rangle$	\rightarrow		$\langle \langle \cdot \rangle$
Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
rdsd7[7]	rdsd7[6]	rdsd7[5]	rdsd7[4]	rdsd7[3]	rdsd7[2]	rdsd7[1]	rdsd7[0]
ro	ro	ro	(10)	ro	ro	ro	ro
						/	

		\frown	
Bit	Symbol	Default	Description
7:0	RDSD7[7:0]	xxxxxxxx	RDS data byte 7: In RX mode, it is the received data.

Word: STATUS2 Address: 13h (RO)

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
rds_rxtxupd	e_det	rdsc0c1	rdssync	rdsd0err	rdsd1err	rdsd2err	rdsd3err
ro	ro	ro	ro	ro	ro	ro	ro

Bit	Symbol	Default		Description	
7	RDS_RXTXUPD	r	RDS RX: RDS received group updated. Each time a new group is received, this bit will be toggled.		
			If RDS_INT_EN=1, then at the same time this bit is toggled, the interrupt output pin (INT) will output a 4.5 ms low pulse.		
			0->1 or 1->0	0->1 or 1->0 A new set (8 bytes) of data is received.	
			0->0 or 1->1	New data is in receiving.	
6	E_DET	r	'E' block (MMBS block) detected:		
			0	not detected	



			1	detected
5	RDSC0C1	r	Type indicator	of the RDS third block in one group:
			0	C0
			1	C1
4	RDSSYNC	r	RDS block syn	chronous indicator:
			0	non-synchronous
			1	synchronous
3	RDS0ERR	r	Received RDS	block 0 status indicator:
			0	no error
			1	error
2	RDS1ERR	r	Received RDS	block 1 status indicator.
			0	no error
			1	errot
1	RDS2ERR	r	Received RDS	block 2 status indicator:
				no error
				error
0	RDS3ERR	r	Received RDS	block 3 status indicator:
		\bigcap	0	no error
		$ \langle \zeta \rangle $		error

QN8025

Word: VOL_CTL Address: 14h

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
mute_en	tc	gain_dig[2]	gain_dig[1]	gain_dig[0]	gain_ana[2]	gain_ana[1]	gain_ana[0]
wo	WO	wo	wo	WO	WO	WO	WO

Bit	Symbol	Default	Description		
7	MUTE_EN	0	RX audio Mute enable:		
			0	not mute.	
			1	mute	
6	TC	1	Pre-emphasis and de-emphasis time constant		
			0	50 us	
			1	75 us	
5:3	GAIN_DIG[2:0]	000	GAIN_DIG[2:	0] set digital volume gain:	
			101	-5 dB	
			100	-4 dB	





			011	-3 dB
			010	-2 dB
			001	-1 dB
			000	0 dB
2:0	GAIN_ANA[2:0]	111	Lower bits of (portion.	GAIN_ANA[2:0]: Sets volume control gain of analog
			111	6 dB
			110	0 dB
			101	-16 dB
			100	-12 dB
			011	-18 dB
			010	-24 dB
			001	-30 dB
			000	-36 dB

Word: PLL_DIV0 Address: 15h

Word: PLL_DIV0 Address: 15h								
Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	
pll_div[7]	pll_div[6]	pll_div[5]	pll_div[4]	pll_div[3]	pll_div[2]	pll_div[1]	pll_div[0]	
wo	wo	wo	wo	wo	wo	wo	wo	
			170					

Bit	Symbol	Default	Description
7:0	PLL_DIV[7:0]	0000 0000	Lowest 8 bits of pll divider. PLL_DIV is set to the frequency of the crystal divided by 64Hz.

Word: PLL_DIV1 Address: 16h

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
pll_div[15]	pll_div[14]	pll_div[13]	pll_div[12]	pll_div[11]	pll_div[10]	pll_div[9]	pll_div[8]
wo	WO	WO	WO	WO	WO	WO	WO

Bit	Symbol	Default	Description	
7:0	PLL_DIV[15:8]	00000010	Middle 8 bits of pll divider.	



Word: PLL_DIV2 Address: 17h

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
rds_int_en	cca_int_en	rds_only	s1k_en	pll_div[19]	pll_div[18]	pll_div[17]	pll_div[16]
wo	wo	wo	wo	wo	wo	wo	wo

Bit	Symbol	Default	Description
7	RDS_INT_EN	0	RDS RX Interrupt Enable: When RDS_INT_EN=1, a 4.5ms low pulse will be output from DIN/INT when a new group of data is received and stored into RDS0~RDS7.
			0 Disable
			1 Enable
6	CCA_INT_EN	0	RX CCA Interrupt Enable: When CCA_INT_EN=1, a 4.5ms low pulse will be output from DIN/INT when a RXCCA is finished.
			0 Disable
			1 Enable
5	RDS_ONLY	1	RDS Mode:
			0 Received bit-stream have both RDS and MMBS blocks ('E' block).
		$\langle \rangle$	N Received bit-stream has RDS block only, no MMBS block ('E' block).
4	S1K_EN	0	Internal 1K tone selection: Used as DAC output in receiving mode.
			0 disable
			1 enable
3:0	PLL_DIV[19:16]	0000	Highest 4 bits of pll divider.



Word: REG_XLT1 Address: 18h

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
xinj[1]	xinj[0]	xisel[5]	xisel[4]	xisel[3]	xisel[2]	xisel[1]	xisel[0]
wo	WO	WO	WO	WO	WO	WO	wo

Bit	Symbol	Default	Description			
7:6	XINJ[1:0]	00	Select the reference clock source			
			XINJ[1:0]	Clock source		
			00	Use internal osci	illator on XTAL1/XTAL2 pins	
			01	01 Inject digital clock from XTAL1/XCLK pip.		
			10 Single end sine-wave injection on XTAL1 XCLK pin.			
			11 Differential sine-wave injection on XTALI/XCLK pin.			
5:0	XISEL[5:0]	100000	XCLK pin co	ntrol, Crystal osci	llator current control.	
			Frequei	ncy (MHz)	Crystal oscillator current (uA)	
		<	0.0	32768	0:078*XI\$EL[5:0]	
			/////>≥·	1MHz	6.25*XISEL[5:0]	



7 ORDERING INFORMATION

Part Number	Description	Package
QN8025-NCNB	The QN8025 is Single-Chip Low-Power FM Receiver for Portable Devices.	2.5x2.5 mm Body [QFN16]
QN8025-NGNB	The QN8025-NGNB pin is compatible with the QN8005/8005B.	4x4 mm Body [QFN24]





8 PACKAGE DESCRIPTION

16-Lead plastic Quad Flat, No Lead Package (ML) – 2.5x2.5 mm Body [QFN]



Dimension Limits	MIN	NOM	MAX
Number of pins		16	
Pitch	0.50 BSC		
Overall Height (SLP)	0.70	0.75	0.80
Standoff	0.00		0.05
Contact Thickness	0.152 REF		
Overall Width	2.50 BSC		
Exposed Pad Width	1.35	1.40	1.45
Overall Length	2.50 BSC		
Exposed Pad Length	1.35	1.40	1.45
Corner Contact Height & Width	0.25	0.30	0.35
Side Contact Width	0.18	0.23	0.28
Side Contact Length	0.25	0.30	0.35
Contact-to-Exposed Pad	-	0.25	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.



Contact Length

Notes:

Contact-to-Exposed Pad

Dimensioning and tolerance per ASME Y 14.5M.
 BSC: Basic Dimension. The theoretically exact value is shown without tolerance.
 REF: Reference Dimension, usually without tolerance, for information purpose only.

24-Lead plastic Quad Flat, No Lead Package (ML) – 4x4 mm Body [QFN]



0.35

_

0.40

0.25

0.45

_



- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerance per ASME Y 14.5M.
- 4. BSC: Basic Dimension. The theoretically exact value is shown without tolerance.
- 5. REF: Reference Dimension, usually without tolerance, for information purpose only.

Carrier Tape Dimensions



SECTION A - A

Figure 3: 2.5X2.5 QFN16 Carrier Tape

Notes:

- 1. 10 sprocket hole pitch cumulative tolerance +U0.2.
- 2. Camber in compliance with EIA-481
- 3. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.
- 4. A0 = 2.80
 - B0 = 2.80
 - K0 = 1.10



4X4 QFN24 Carrier Tape



<u>Section A - A</u>

Figure 4: 4X4 QEN24 Carrier Tape

Notes:

- 1. 10 sprocket hole pitch cumulative-tolerance ± 00.2 .
- 2. Camber in compliance with EIA 481.
- 3. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.
- 4. $A_0 = 4.35$ $B_0 = 4.35$ $K_0 = 1.10$



9 SOLDER REFLOW PROFILE

9.1 Package Peak Reflow Temperature

QN800X is assembled in a lead-free QFN24 package. Since the geometrical size of QN800X is 4 mm \times 4 mm \times 0.85 mm, the volume and thickness is in the category of volume<350 mm³ and thickness<1.6 mm in Table 4-2 of IPC/JEDEC J-STD-020C. The peak reflow temperature is:



The temperature tolerance is $+0^{\circ}$ C and -5° C. Temperature is measured at the top of the package.

9.2 Classification Reflow Profiles

	N		\wedge
Profile Feature		Specification*	\bigcirc
Average Ra	mp-Up Rate (tsmax to tP)	3℃/second max.	\sum
Pre-heat:	Temperature Min (Tsmin)	150℃	
	Temperature Max (Tsmax)	200°C	
	Time (ts)	60-180 seconds	
Time	Temperature (T_L)	2170	
above:	Time (t_)	60-150 seconds	
Peak/Classi	fication Temperature (Tp)	260°C	
Time within Temperature	5°C of Actual Peak	20-40 seconds	
Ramp-Dowr	Rate	6℃/second max.	
Time 25℃ to	Peak Temperature	8 minutes max.	

*Note: All temperatures are measured at the top of the package.







9.3 Maximum Reflow Times

All package reliability tests were performed and passed with a pre-condition procedure that repeat a reflow profile, which conforms to the requirements in Section 9.2, **three (3)** times.

CONTACT INFORMATION

Quintic Corporation (USA)

3211 Scott Blvd., Suite 203 Santa Clara, CA 95054 Tel: +1.408.970.8808 Fax: +1.408.970.8829 Email: <u>support@quinticcorp.com</u> Web: <u>www.quinticcorp.com</u>

Quintic Microelectronics (China)

Building 8 B-301A Tsinghua Science Park 1st East Zhongguancun Rd, Haidian Beijing, China 100084 Tel: +86 (10) 8215-1997 Fax: +86 (10) 8215-1570 Web: www.quinticcorp.com

Quintic Microelectronics and Quintic are trademarks of Quintic Corporation. All Rights Reserved.