Renesas

R1LV0416C-I Series

Wide Temperature Range Version 4 M SRAM (256-kword \times 16-bit)

REJ03C0105-0100Z Rev. 1.00 Aug.05.2003

Description

The R1LV0416C-I is a 4-Mbit static RAM organized 256-kword \times 16-bit. R1LV0416C-I Series has realized higher density, higher performance and low power consumption by employing CMOS process technology (6-transistor memory cell). The R1LV0416C-I Series offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It has packaged in 44-pin TSOP II.

Features

- Single 2.5 V and 3.0 V supply: 2.2 V to 3.6 V
- Fast access time: 55/70 ns (max)
- Power dissipation:
 - Active: $5.0 \text{ mW/MHz} (\text{typ})(\text{V}_{cc} = 2.5 \text{ V})$
 - : 6.0 mW/MHz (typ) ($V_{cc} = 3.0 \text{ V}$)
 - Standby: 1.25 μ W (typ) (V_{cc} = 2.5 V)
 - : $1.5 \,\mu\text{W} (\text{typ}) (\text{V}_{\text{cc}} = 3.0 \,\text{V})$
- Completely static memory.
 - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output.
 - Three state output
- Battery backup operation.
 - 2 chip selection for battery backup
- Temperature range: -40 to $+85^{\circ}C$

Ordering Information

Туре No.	Access time	Package
R1LV0416CSB-5SI	55 ns	400-mil 44-pin plastic TSOP II (44P3W-H)
R1LV0416CSB-7LI	70 ns	

Pin Arrangement



Pin Description

Pin name	Function
A0 to A17	Address input
I/O0 to I/O15	Data input/output
CS1# (CS1)	Chip select 1
CS2	Chip select 2
OE# (OE)	Output enable
WE# (WE)	Write enable
LB# (LB)	Lower byte select
UB# (UB)	Upper byte select
V _{cc}	Power supply
V _{ss}	Ground

Block Diagram



Operation Table

CS1#	CS2	WE#	OE#	UB#	LB#	I/O0 to I/O7	I/O8 to I/O15	Operation
Н	×	×	×	×	×	High-Z	High-Z	Standby
×	L	×	×	×	×	High-Z	High-Z	Standby
×	×	×	×	Н	Н	High-Z	High-Z	Standby
L	Н	Н	L	L	L	Dout	Dout	Read
L	Н	Н	L	Н	L	Dout	High-Z	Lower byte read
L	Н	Н	L	L	Н	High-Z	Dout	Upper byte read
L	Н	L	×	L	L	Din	Din	Write
L	Н	L	×	Н	L	Din	High-Z	Lower byte write
L	Н	L	×	L	Н	High-Z	Din	Upper byte write
L	Н	Н	Н	×	×	High-Z	High-Z	Output disable

Note: H: V_{IH} , L: V_{IL} , \times : V_{IH} or V_{IL}

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage relative to V_{ss}	V _{cc}	–0.5 to +4.6	V
Terminal voltage on any pin relative to V_{ss}	V _T	-0.5^{*1} to V _{cc} + 0.3 ^{*2}	V
Power dissipation	P _T	0.7	W
Operating temperature	Topr	-40 to +85	°C
Storage temperature range	Tstg	-65 to +150	°C
Storage temperature range under bias	Tbias	-40 to +85	°C

Notes: 1. V_{T} min: -3.0 V for pulse half-width \leq 30 ns.

2. Maximum voltage is +7.0 V.

DC Operating Conditions

$(Ta = -40 \text{ to } +85^{\circ}C)$							
Parameter		Symbol	Min	Тур	Max	Unit	Note
Supply voltage		V _{cc}	2.2	2.5/3.0	3.6	V	
		V _{ss}	0	0	0	V	
Input high voltage	V_{cc} = 2.2 V to 2.7 V	V _{IH}	2.0	_	$V_{cc} + 0.3$	V	
	$V_{cc} = 2.7 \text{ V to } 3.6 \text{ V}$	V _{IH}	2.2	_	V _{cc} + 0.3	V	
Input low voltage	$V_{\rm CC}$ = 2.2 V to 2.7 V	V _{IL}	-0.2	_	0.4	V	1
	V_{cc} = 2.7 V to 3.6 V	V _{IL}	-0.3		0.6	V	1

Note: 1. V_{IL} min: -3.0 V for pulse half-width \leq 30 ns.

DC Characteristics

Parameter		Symbol	Min	Typ*1	Max	Unit	Test conditions
Input leakage curre	ent	I _U			1	μA	Vin = V_{ss} to V_{cc}
Output leakage current		I _{LO}	—	_	1	μA	$\begin{split} &CS1\#=V_{IH} \text{ or } CS2=V_{IL} \text{ or } \\ &OE\#=V_{IH} \text{ or } WE\#=V_{IL} \text{ or } \\ &LB\#=UB\#=V_{IH'} \\ &V_{IVO}=V_{SS} \text{ to } V_{CC} \end{split}$
Operating current		I _{cc}	—	5	20	mA	$\begin{split} &CS1\#=V_{IL},CS2=V_{IH},\\ &Others=V_{IH}/V_{IL},I_{I/O}=0\ mA \end{split}$
Average operating current		I _{CC1}	_	8	25	mA	Min. cycle, duty = 100%, $I_{IO} = 0 \text{ mA}, \text{ CS1}\# = V_{IL},$ $\text{CS2} = V_{IH},$ $\text{Others} = V_{IH}/V_{IL}$
		I _{CC2}	_	2	5	mA	$\begin{array}{l} \mbox{Cycle time = 1 } \mu s, \\ \mbox{duty = 100\%}, \\ \mbox{I}_{IO} = 0 \mbox{ mA}, \mbox{CS1} \# \leq 0.2 \mbox{ V}, \\ \mbox{CS2} \geq V_{CC} - 0.2 \mbox{ V} \\ \mbox{V}_{IH} \geq V_{CC} - 0.2 \mbox{ V}, \mbox{V}_{IL} \leq 0.2 \mbox{ V} \end{array}$
Standby current		\mathbf{I}_{SB}	_	0.1	0.3	mA	$CS2 = V_{IL}$
Standby current	to +85°C	I _{SB1}	_	_	20* ²	μA	$Vin \ge 0 V$
			_	—	10* ³	μA	(1) 0 V \leq CS2 \leq 0.2 V or
	to +70°C	I _{SB1}	_	_	20* ²	μΑ	(2) CS1# \ge V _{CC} – 0.2 V,
			_	_	10* ³	μA	$CS2 \ge V_{cc} - 0.2 V \text{ or}$
	to +40°C	I _{SB1}	_	0.7* ²	10* ²	μΑ	(3) LB# = UB# \ge V _{cc} - 0.2 V,
			_	0.7* ³	3* ³	μΑ	$CS2 \ge V_{cc} - 0.2 \text{ V},$
	–40°C to +25°C	I _{SB1}	_	0.5* ²	10* ²	μΑ	$CS1\# \le 0.2 V$
			_	0.5* ³	3* ³	μA	-
Output high voltage	$V_{\rm cc}$ =2.2 V to 2.7 V	V _{OH}	2.0	_	_	V	I _{OH} = -0.5 mA
	V_{cc} =2.7 V to 3.6 V	V _{OH}	2.4	_	_	V	I _{OH} = -1 mA
	V_{cc} =2.2 V to 3.6 V	V _{OH2}	$V_{cc} - 0.2$	-		V	I _{OH} = -100 μA
Output low voltage	V_{cc} =2.2 V to 2.7 V	V _{OL}		_	0.4	V	$I_{OL} = 0.5 \text{ mA}$
	V_{cc} =2.7 V to 3.6 V	V _{OL}		_	0.4	V	$I_{OL} = 2 \text{ mA}$
	V_{cc} =2.2 V to 3.6 V	V _{OL2}	_		0.2	V	I _{oL} = 100 μA

Notes: 1. Typical values are at V_{cc} = 3.0 V, Ta = +25°C and specified loading, and not guaranteed.

2. L version. (-7LI)

3. SL version. (-5SI)

Capacitance

 $(Ta = +25^{\circ}C, f = 1.0 \text{ MHz})$

Parameter	Symbol	Min	Тур	Мах	Unit	Test conditions	Note
Input capacitance	Cin	_	_	8	pF	Vin = 0 V	1
Input/output capacitance	C _{I/O}	_	—	10	pF	$V_{I/O} = 0 V$	1

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics

(Ta = -40 to $+85^{\circ}$ C, V_{cc} = 2.2 V to 3.6 V, unless otherwise noted.)

Test Conditions

- Input pulse levels: $V_{IL} = 0.4 \text{ V}$, $V_{IH} = 2.2 \text{ V}$ ($V_{cc} = 2.2 \text{ V}$ to 2.7 V) : $V_{IL} = 0.4 \text{ V}$, $V_{IH} = 2.4 \text{ V}$ ($V_{cc} = 2.7 \text{ V}$ to 3.6 V)
- Input rise and fall time: 5 ns
- Input/output timing reference levels: 1.1 V ($V_{cc} = 2.2$ V to 2.7 V) $\cdot 1.4$ V ($V_{cc} = 2.7$ V to 3.6 V)

$$1.4 \text{ V} (\text{V}_{cc} = 2.7 \text{ V to } 3.6 \text{ V})$$

• Output load: See figures (Including scope and jig)



Read Cycle

	R1LV0416C-I						
		-5		-7		_	
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	55	_	70	_	ns	
Address access time	t _{AA}		55	_	70	ns	
Chip select access time	t _{ASC1}	_	55		70	ns	
	t _{ASC2}	_	55		70	ns	
Output enable to output valid	t _{oe}		35	_	40	ns	
Output hold from address change	t _{oH}	10	_	10	_	ns	
LB#, UB# access time	t _{BA}		55	_	70	ns	
Chip select to output in low-Z	t _{cLZ1}	10	_	10	_	ns	
	t _{CLZ2}	10	_	10	_	ns	
LB#, UB# disable to low-Z	t _{BLZ}	5	_	5	_	ns	
Output enable to output in low-Z	t _{oLZ}	5	_	5	_	ns	2
Chip deselect to output in high-Z	t _{CHZ1}	0	20	0	25	ns	
	t _{CHZ2}	0	20	0	25	ns	
LB#, UB# disable to high-Z	t _{BHZ}	0	20	0	25	ns	
Output disable to output in high-Z	t _{oHZ}	0	20	0	25	ns	1, 2

Write Cycle

		R1LV	0416C-I				
		-5		-7			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{wc}	55		70		ns	
Address valid to end of write	t _{AW}	50		60		ns	
Chip selection to end of write	t _{cw}	50		60		ns	5
Write pulse width	t _{wP}	40		50		ns	4
LB#, UB# valid to end of write	t _{BW}	50		55		ns	
Address setup time	t _{AS}	0		0		ns	6
Write recovery time	t _{wR}	0		0		ns	7
Data to write time overlap	t _{DW}	25		30		ns	
Data hold from write time	t _{DH}	0		0		ns	
Output active from end of write	t _{ow}	5		5		ns	2
Output disable to output in high-Z	t _{oHZ}	0	20	0	25	ns	1, 2
Write to output in high-Z	t _{wHZ}	0	20	0	25	ns	1, 2

Notes: 1. t_{CHZ} , t_{CHZ} , t_{WHZ} and t_{BHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

2. This parameter is sampled and not 100% tested.

3. At any given temperature and voltage condition, t_{Hz} max is less than t_{Lz} min both for a given device and from device to device.

- 4. A write occures during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#. A write begins at the latest transition among CS1# going low, CS2 going high, WE# going low and LB# going low or UB# going low. A write ends at the earliest transition among CS1# going high, CS2 going low, WE# going high and LB# going high or UB# going high. t_{WP} is measured from the beginning of write to the end of write.
- 5. t_{cw} is measured from the later of CS1# going low or CS2 going high to the end of write.
- 6. t_{AS} is measured from the address valid to the beginning of write.
- 7. $t_{_{W\!R}}$ is measured from the earliest of CS1# or WE# going high or CS2 going low to the end of write cycle.

Timing Waveform



Read Timing Waveform (WE# = V_{IH})



Write Timing Waveform (1) (WE# Clock)



Write Timing Waveform (2) (CS# Clock, $OE# = V_{IH}$)





Low V_{cc} Data Retention Characteristics

 $(Ta = -40 \text{ to } +85^{\circ}\text{C})$

Parameter	Symbol	Min	Typ* ⁴	Мах	Unit	Test conditions* ³	
$V_{\rm cc}$ for data retention		V _{DR}	2			V	$ \begin{array}{l} \mbox{Vin} \geq 0\mbox{V} \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \ V \ or \\ (2) \ CS2 \geq V_{cc} - 0.2 \ V, \\ \ CS1\# \geq V_{cc} - 0.2 \ V \ or \\ (3) \ LB\# = UB\# \geq V_{cc} - 0.2 \ V, \\ \ CS2 \geq V_{cc} - 0.2 \ V, \\ \ CS1\# \leq 0.2 \ V \\ \end{array} $
Data retention current	to +85°C	I_ccdR *1		_	20	μΑ	$V_{cc} = 3.0 \text{ V}, \text{ Vin} \ge 0 \text{ V}$
		I _{CCDR} * ²		_	10		(1) $0 V \le CS2 \le 0.2 V$ or (2) $CS2 \ge V_{-1} = 0.2 V$
	to +70°C	I _{CCDR} * ¹		_	20	μΑ	$CS1\# \ge V_{cc} - 0.2 V \text{ or}$
		I *2	_	_	10	-	(3) $LB\# = UB\# \ge V_{cc} - 0.2 V$,
	to +40°C	I_CCDR *1	—	0.7	10	μΑ	$CS1 \# \le 0.2 V$, CS1 $\# \le 0.2 V$
		I *2		0.7	3	_	
	–40°C to +25°C	I_ccdR *1		0.5	10	μΑ	
		I _{CCDR} * ²		0.5	3	-	
Chip deselect to data retention time		\mathbf{t}_{CDR}	0			ns	See retention waveform
Operation recovery tim	e	t _R	t _{RC} *5	_	_	ns	

Notes: 1. This characteristic is guaranteed only for L version.

2. This characteristic is guaranteed only for SL version.

3. CS2 controls address buffer, WE# buffer, CS1# buffer, OE# buffer, LB#, UB# buffer and Din buffer. If CS2 controls data retention mode, Vin levels (address, WE#, OE#, CS1#, LB#, UB#, I/O) can be in the high impedance state. If CS1# controls data retention mode, CS2 must be $CS2 \ge V_{cc} - 0.2 \text{ V}$ or $0 \text{ V} \le CS2 \le 0.2 \text{ V}$. The other input levels (address, WE#, OE#, LB#, UB#, I/O) can be in the high impedance state.

4. Typical values are at V $_{\rm CC}$ = 3.0 V, Ta = +25°C and specified loading, and not guaranteed.

5. t_{RC} = read cycle time.

Low V_{cc} Data Retention Timing Waveform (1) (CS1# Controlled) (V_{cc} = 2.2 V to 2.7 V)







Low V_{cc} Data Retention Timing Waveform (3) (CS2 Controlled) (V_{cc} = 2.2 V to 2.7 V)



Low V_{cc} Data Retention Timing Waveform (4) (CS2 Controlled) ($V_{cc} = 2.7$ V to 3.6 V)







Low V_{cc} Data Retention Timing Waveform (6) (LB#, UB# Controlled) (V_{cc} = 2.7 V to 3.6 V)



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

The particle is the particle of the particl

Notes regarding these materials

Notes regarding these materials
 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation product distributor for the latest product information or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed berein

- Contract Refress rectinging corporation of an equivalent of an equivalent contractor received and an equivalent of an equival (http://www.renesas.com)
- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially
- A release refution year of the designed of manufacture of use in a device of system that is used under circulatatives in which that an ere spotential at stake. Please contact Renessa Technology Corporation or an authorized Renessa Technology Corporation at stake.
 A there is no any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
 The prior written approval of Renessa Technology Corporation or an authorized Renessas Technology Corporation at the specific purposes.
 The prior written approval of Renessas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
 The prior written approval of Renessas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
 The prior written approval of Renessas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
 The prior written approval of Renessa Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
 The prior written approval of Renessa Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
 The part of the space export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 An utilizer of control restriction approved prove to the parentee and control restrictions are used to approve the parentee approved to the parentee and control nection of a prove to approve the parentee in the parentee and the parentee a

- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.



http://www.renesas.com

Copyright © 2003. Renesas Technology Corporation, All rights reserved. Printed in Japan. Colophon 0.0



Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
1.00	Aug. 05, 2003	Initial issue		