

## R2J20657CNP

Integrated Driver - MOS FET (DrMOS)


#### Description

The R2J20657CNP multi-chip module incorporates a high-side MOS FET, low-side MOS FET, and MOS-FET driver in a single QFN package. The on and off timing of the power MOS FET is optimized by the built-in driver, making this device suitable for large-current buck converters. The chip also incorporates a high-side bootstrap switch, eliminating the need for an external SBD for this purpose.

#### Features

- Based on Intel  $6 \times 6$  DrMOS Specification.
- Built-in power MOS FET suitable for Desktop, Server application.
- Low-side MOS FET with built-in SBD for lower loss and reduced ringing.
- Built-in driver circuit which matches the power MOS FET
- Built-in tri-state input function which can support a number of PWM controllers
- High-frequency operation (above 1 MHz) possible
- VIN operating-voltage range: 20 Vmax
- Large average output current (Max.40 A)
- Achieve low power dissipation
- Controllable driver: Remote on/off
- Support Mid-Voltage PWM signal to enter zero current detection
- Built-in Thermal Warning
- Built-in bootstrapping Switch
- Small package: QFN40 (6 mm × 6 mm × 0.95 mm)
- Terminal Pb-free/Halogen-free


#### Outline



R07DS0584EJ0100 Rev.1.00 Jul 20, 2012



#### **Block Diagram**




Display in the Displ


2.	Truth table for the LSDBL# pin & PV	/M pin
----	-------------------------------------	--------

LSDBL#	PWM	
Input	Input	GL Status
"L"	*	"L"
"Open"	"L" or "H"	"Continuous
or "H"		Conduction Mode"
	"Open"	"Zero Current
	or "Mid"	Detection" Mode

3. Output signal from the UVL block




4. Output signal from the THWN block





#### **Pin Arrangement**



## **Pin Description**

Pin Name	Pin No.	Description	Remarks
LSDBL#	1	Low-side gat <mark>e disa</mark> ble	When asserted "L" signal, Low-side gate disable
Reg5V	2	+5 V logic power supply output	
VCIN	3	Control input voltage	Driver Vcc input
BOOT	4	Bootstrap voltage pin	To be supplied +5 V through internal switch
CGND	5, 37, Pad	Control signal ground	Should be connected to PGND externally
GH	6	High-side gate signal	Pin for monitor
VIN	8 to 14, Pad	Input voltage	
VSWH	7, 15, 29 to 35, Pad	Phase output/Switch output	
PGND	16 to 28	Power ground	
GL	36	Low-side gate signal	Pin for monitor
THWN	38	Thermal warning	Thermal warning when over 150°C
DISBL#	39	Signal disable	Disabled when DISBL# is "L".
			This Pin is pulled low when internal IC over the
			thermal shutdown level, 150°C.
PWM	40	PWM drive logic input	5 V logic input



## **Absolute Maximum Ratings**

				$(Ta = 25^{\circ}C)$
ltem	Symbol	Rating	Units	Note
Power dissipation	Pt(25)	25	W	1
	Pt(110)	8		
Average output current	lout	40	А	
Input voltage	VIN(DC)	-0.3 to +20	V	2
	VIN(AC)	30		2, 4, 6
Switch node voltage	VSWH(DC)	20	V	2
	VSWH(AC)	30		2, 4, 6
BOOT voltage	VBOOT(DC)	25	V	2
	VBOOT(AC)	36		2, 4, 6
Supply voltage	VCIN	-0.3 to +27	V	2
PWM voltage	Vpwm	-0.3 to +5.5 @UVL OFF	V	2, 4
		-0.3 to +0.3 @UVL ON		2, 5
		–0.3 to Reg5V + 0.3		2, 7, 8
Other I/O voltage	Vdisbl, Vlsdbl	-0.3 to VCIN + 0.3	V	2
Reg5V voltage	Vreg5V	-0.3 to +6	V	2, 7
Reg5V current	Ireg5V	-20 to +0.1	mA	3
THWN current	lthwn	0 to 1.0	mA	3
Operating junction temperature	Tj-opr	-40 to +150	°C	
Storage temperature	Tstg	-55 to +150	°C	

Notes: 1. Pt(25) represents a PCB temperature of 25°C, and Pt(110) represents 110°C.

2. Rated voltages are relative to voltages on the CGND and PGND pins.

3. For rated current, (+) indicates inflow to the chip and (-) indicates outflow.


4. This rating is when UVL (Under Voltage Lock out) is ineffective (normal operation mode).

5. This rating is when UVL (Under Voltage Lock out) is effective (lock out mode).

6. The specification values indicated "AC" is limited within 10 ns.

7. This rating is when the external power-source is applied to Reg5V pin.

8. Reg5V + 0.3 V < 6 V



Item	Symbol	Rating	Units	Note
Input voltage	VIN	4.5 to 16	V	When the usage of VCIN = $4.5$ V to $5.5$ V,
Supply voltage & Drive voltage	VCIN	4.5 to 5.5 or 8 to 22	V	VCIN should be connected to Reg5V (Refer to "Pin Connection")

## **Recommended Operating Condition**

## **Electrical Characteristics**


		(Ta	= 25°C, V	VCIN = 12	2 V, VSV	VH = 0 V	/, unless otherwise specified)
	Item	Symbol	Min	Тур	Max	Units	Test Conditions
Supply	VCIN start threshold	V <sub>H</sub>	7.0	7.4	7.8	V	
	VCIN shutdown threshold	VL	6.6	7.0	7.4	V	
	UVLO hysteresis	dUVL		0.4	_	V	$V_H - V_L$
	VCIN operating current	I <sub>CIN</sub>	—	63	-	mA	f <sub>PWM</sub> = 1 MHz, Ton_pwm = 120 ns
	VCIN disable current	I <sub>CIN-DISBL</sub>	_		1.2	mA	DISBL# = 0 V, PWM = LSDBL# = Open
PWM	PWM input high level	V <sub>H-PWM</sub>	4.1	-		V	5.0 V PWM interface
input	PWM input low level	V <sub>L-PWM</sub>	—	— (	0.8	V	
	PWM input resistance	R <sub>IN-PWM</sub>	3.5	7.5	15	kΩ	$\frac{4V - 1V}{I_{PWM}(V_{PWM=4V}) - I_{PWM}(V_{PWM=1V})}$
	PWM input tri-state range	V <sub>IN-tri</sub>	1.4		3.3	V	5.0 V PWM interface
DISBL#	Enable level	V <sub>ENBL</sub>	2.0	_	3	V	
input	Disable level	V <sub>DISBL</sub>			0.8	V	
	Input current	IDISBL		2.0	5.0	μΑ	DISBL# = 1 V
LSDBL#	Low-side activation level	V <sub>LSDBLH</sub>	2.0		_	V	
input	Low-side disable level	VLSDBLL	-	—	0.8	V	
	Input current	ILSDBL	-52	-26	-12	μA	LSDBL# = 1 V
Thermal	Warning temperature	T <sub>THWN</sub> * <sup>1</sup>	135	150	165	°C	Driver IC temperature
warning	Temperature hysteresis	T <sub>HYS</sub> * <sup>1</sup>	_	15	_	°C	
	THWN on resistance	R <sub>THWN</sub> * <sup>1</sup>	0.2	0.5	1.0	kΩ	THWN = 0.2 V
	THWN leakage current		_	_	1.0	μA	THWN = 5 V
5 V	Output voltage	Vreg	4.95	5.2	5.45	V	
regulator	Line regulation	Vreg-line	-10	0	10	mV	VCIN = 12 V to 16 V
	Load regulation	Vreg-load	-10	0	10	mV	Ireg = 0 to 10 mA

Note: 1. Reference values for design. Not 100% tested in production.



## **Typical Application**


#### **Desktop/Server Application**






## **Pin Connection**

#### (1) Single 12 V Application




#### (2) VCIN 5 V Application






## **Test Circuit**






## **Typical Data**





## Typical Data (cont.)





#### **Description of Operation**

The DrMOS multi-chip module incorporates a high-side MOS FET, low-side MOS FET, and MOS-FET driver in a single QFN package. Since the parasitic inductance between each chip is extremely small, the module is highly suitable for use in buck converters to be operated at high frequencies. The control timing between the high-side MOS FET, low-side MOS FET, and driver is optimized so that high efficiency can be obtained at low output-voltage.

#### VCIN & DISBL#

The VCIN pin is connected to the UVL (under-voltage lockout) module, so that the built-in 5 V regulator is disabled as long as VCIN is 7.4 V or less. On cancellation of UVL, the built-in 5 V regulator remains enabled until the UVL input is driven to 7.0 V or less.

The built-in 5 V regulator is a series regulator with temperature compensation. A ceramic capacitor with a value of 0.1  $\mu$ F or more must be connected between the CGND plane and the Reg5V pin.


The output of 5 V regulator is monitored by the internal Supervisor circuits. When the Supervisor detects this output is more than 4.3 V (typ.), the driver state becomes active (figure 1.1). Supervisor circuit has hysteresis and its shutdown level of Supervisor is 3.8 V (typ.).


Figure 1.2 shows the application when the external 5 V regulator is used. When the Reg5V pin is applied into external 5 V, the Supervisor can activate the driver. In this application usage, VCIN should be connected to Reg5V.

The signal on pin DISBL# also enables or disables the circuit. When UVL disables the circuit, the built-in 5 V regulator does not operate, but when the signal on DISBL# disables the circuit, only output-pulse generation is terminated, and the 5 V regulator is not disabled.

Voltages from -0.3 V to VCIN+0.3 V can be applied to the DISBL# pin, so on/off control by a logic IC or the use of a resistor, etc., to pull the DISBL# line up to VCIN are both possible.

VCIN	DISBL#	Reg5V	Driver State
L	*	0	Disable (GL, GH = L)
Н	L	Active	Disable (GL, GH = L)
Н	Н	Active	Active
Н	Open	Active	Disable (GL, GH = L)








Figure 1.2 External 5 V Application



#### PWM & LSDBL#

The PWM pin is the signal input pin for the driver chip. When the PWM input is high, the gate of the high-side MOS FET (GH) is high and the gate of the low-side MOS FET (GL) is low.

When the PWM input becomes middle voltage or high impedance, Zero Current Detection (ZCD) function works. Figure 2 shows the operation diagram of PWM input and inductor current (IL).

PWM	GH	GL	IL
L	L	Н	*
Н	Н	L	*
Middle	L	Н	> 0
or	L	L	≤ <b>0</b>
or Open			




Figure 2 ZCD Operation Diagram

The equivalent circuit for the PWM-pin input is shown in the next figure. PWM SW is in the ON state during normal operation; if DISBL#-pin input is Low or Open State, the PWM SW is turned off.




Figure 3 Equivalent Circuit for the PWM-pin Input

The LSDBL# pin is the Low Side Gate Disable pin for "Discontinuous Conduction Mode (DCM)" when LSDBL# is low.

This pin is internally pulled up to Reg5V with 160 k $\Omega$  resistor.

When low side disable function is not used, keep this pin open or pulled up to VCIN.

#### Truth Table for the LSDBL# pin & PWM pin

LSDBL# Input	PWM Input	GL Status
"L"	*	"L"
"Open" or "H"	"L" or "H"	"Continuous Conduction Mode"
	"Open" or "Mid"	"Zero Current Detection" Mode





#### THWN

This Thermal Warning feature is the indication of the high temperature status.

THWN is an open drain logic output signal and need to connect a pull-up resistor (ex.51 k $\Omega$ ) to THWN for Systems with the thermal warning implementation.

When the chip temperature of the internal driver IC becomes over 150°C, Thermal warning function operates.

This signal is only indication for the system controller and does not disable DrMOS operation. When thermal warning function is not used, keep this pin open.





Figure 4 THWN Trigger Temperature

#### MOS FET

The MOS FETs incorporated in R2J20657CNP are highly suitable for synchronous-rectification buck conversion. For the high-side MOS FET, the drain is connected to the VIN pin and the source is connected to the VSWH pin. For the low-side MOS FET, the drain is connected to the VSWH pin and the source is connected to the PGND pin.



## **Package Dimensions**



#### **Ordering Information**

Part Name	Quantity	Shipping Container
R2J20657CNP#G2	2500 pcs	Taping Reel



#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or
- technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

\*Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious properly damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by vou.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information

#### SALES OFFICES

# Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Bouldstring Santa Clara, CA 95050-2554, U.S.A. 2880 Scott Bouldstring Santa Clara, CA 95050-2554, U.S.A. 2880 Scott Bouldstring Santa Clara, CA 95050-2554, U.S.A. 2890 Santa Clara Clara