

16

ardware

Manua

R8C/26 Group, R8C/27 Group

Hardware Manual

RENESAS 16-BIT SINGLE-CHIP MCU R8C FAMILY / R8C/2x SERIES

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Technology Corp. without notice. Please review the latest information published by Renesas Technology Corp. through various means, including the Renesas Technology Corp. website (http://www.renesas.com).

Rev.2.10 Revision Date: Sep 26, 2008

RenesasTechnology www.renesas.com

Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
 You should not use the products or the technology described in this document for the purpose of military
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

How to Use This Manual

1. Purpose and Target Readers

This manual is designed to provide the user with an understanding of the hardware functions and electrical characteristics of the MCU. It is intended for users designing application systems incorporating the MCU. A basic knowledge of electric circuits, logical circuits, and MCUs is necessary in order to use this manual. The manual comprises an overview of the product; descriptions of the CPU, system control functions, peripheral functions, and electrical characteristics; and usage notes.

Particular attention should be paid to the precautionary notes when using the manual. These notes occur within the body of the text, at the end of each section, and in the Usage Notes section.

The revision history summarizes the locations of revisions and additions. It does not list all revisions. Refer to the text of the manual for details.

The following documents apply to the R8C/26 Group, R8C/27 Group. Make sure to refer to the latest versions of these documents. The newest versions of the documents listed may be obtained from the Renesas Technology Web site.

Document Type	Description	Document Title	Document No.
Datasheet	Hardware overview and electrical characteristics	R8C/26, R8C/27	REJ03B0168
		Group Datasheet	
Hardware manual	Hardware specifications (pin assignments,	R8C/26 Group,	This hardware
	memory maps, peripheral function	R8C/27 Group	manual
	specifications, electrical characteristics, timing	Hardware Manual	
	charts) and operation description		
	Note: Refer to the application notes for details on		
	using peripheral functions.		
Software manual	Description of CPU instruction set	R8C/Tiny Series	REJ09B0001
		Software Manual	
Application note	Information on using peripheral functions and	Available from Rene	esas
	application examples	Technology Web sit	e.
	Sample programs		
	Information on writing programs in assembly		
	language and C		
Renesas	Product specifications, updates on documents,		
technical update	etc.		

2. Notation of Numbers and Symbols

The notation conventions for register names, bit names, numbers, and symbols used in this manual are described below.

(1)	Register Names, Bit Names, and Pin Names Registers, bits, and pins are referred to in the text by symbols. The symbol is accompanied by the word "register," "bit," or "pin" to distinguish the three categories. Examples the PM03 bit in the PM0 register P3_5 pin, VCC pin	
(2)	Notation of Numbers The indication "b" is appended to numeric values given in binary format. However, nothing is appended to the values of single bits. The indication "h" is appended to numeric values given in hexadecimal format. Nothing is appended to numeric values given in decimal format.	

Examples Binary: 11b

Hexadecimal: EFA0h Decimal: 1234

3. Register Notation

The symbols and terms used in register diagrams are described below.

	ſ	Symbol XXX	Address After Reset XXX 00h	
	Bit Symbol	Bit Name	Function	RW
	XXX0	XXX bits	b1 b0 1 0: XXX 0 1: XXX	RW
	XXX1		1 0: Do not set. 1 1: XXX	RW
L	(b2)	Nothing is assigned. When read, the conte	If necessary, set to 0. ent is undefined.	_
	(b3)	Reserved bits	Set to 0.	RW
	XXX4	XXX bits	Function varies according to the operating mode.	RW
	XXX5			wo
	XXX6			RW
	XXX7	XXX bit	0: XXX 1: XXX	RO

*1

Blank: Set to 0 or 1 according to the application.0: Set to 0.1: Set to 1.

X: Nothing is assigned.

*2

RW: Read and write. RO: Read only. WO: Write only. -: Nothing is assigned.

*3

• Reserved bit

Reserved bit. Set to specified value.

*4

• Nothing is assigned

Nothing is assigned to the bit. As the bit may be used for future functions, if necessary, set to 0.

• Do not set to a value

Operation is not guaranteed when a value is set.

• Function varies according to the operating mode.

The function of the bit varies with the peripheral function mode. Refer to the register diagram for information on the individual modes.

4. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communication Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment Bus
I/O	Input / Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connect
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver / Transmitter
VCO	Voltage Controlled Oscillator

All trademarks and registered trademarks are the property of their respective owners.

Table of Contents

SFR Pag	e ReferenceB	- 1
1. Ov	erview	. 1
1.1	Applications	1
1.2	Performance Overview	
1.3	Block Diagram	
1.4	Product Information	
1.5	Pin Assignments	9
1.6	Pin Functions	10
2. Ce	entral Processing Unit (CPU)	12
2.1	Data Registers (R0, R1, R2, and R3)	13
2.2	Address Registers (A0 and A1)	
2.3	Frame Base Register (FB)	
2.4	Interrupt Table Register (INTB)	
2.5	Program Counter (PC)	13
2.6	User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	13
2.7	Static Base Register (SB)	13
2.8	Flag Register (FLG)	13
2.8.1	Carry Flag (C)	13
2.8.2	Debug Flag (D)	13
2.8.3	Zero Flag (Z)	13
2.8.4	Sign Flag (S)	13
2.8.5	Register Bank Select Flag (B)	13
2.8.6	Overflow Flag (O)	13
2.8.7	Interrupt Enable Flag (I)	14
2.8.8	Stack Pointer Select Flag (U)	14
2.8.9	Processor Interrupt Priority Level (IPL)	14
2.8.10	Reserved Bit	14
3. Me	emory	15
3.1	R8C/26 Group	15
3.2	R8C/27 Group	16
4. Sp	ecial Function Registers (SFRs)	17
5. Re	sets	24
5.1	Hardware Reset	28
5.1.1	When Power Supply is Stable	28
5.1.2	Power On	28
5.2	Power-On Reset Function	30
5.3	Voltage Monitor 0 Reset (N, D Version)	32
5.4	Voltage Monitor 1 Reset (N, D Version)	32
5.5	Voltage Monitor 1 Reset (J, K Version)	32
5.6	Voltage Monitor 2 Reset	33
5.7	Watchdog Timer Reset	33
5.8	Software Reset	33

6.	Vol	tage Detection Circuit	34
6.1		VCC Input Voltage	45
6.	1.1	Monitoring Vdet0	45
6.	1.2	Monitoring Vdet1	45
6.	1.3	Monitoring Vdet2	
6.2		Voltage Monitor 0 Reset (For N, D Version Only)	
6.3		Voltage Monitor 1 Interrupt and Voltage Monitor 1 Reset (N, D Version)	47
6.4		Voltage Monitor 1 Reset (J, K Version)	49
6.5		Voltage Monitor 2 Interrupt and Voltage Monitor 2 Reset	50
7.	Pro	grammable I/O Ports	52
7.1		Functions of Programmable I/O Ports	
7.2		Effect on Peripheral Functions	53
7.3		Pins Other than Programmable I/O Ports	53
7.4		Port Setting	65
7.5		Unassigned Pin Handling	
8.	Pro	cessor Mode	77
8.1		Processor Modes	
9.	Bus	3	78
4.0	~		
10.	Clo	ck Generation Circuit	
10.1		XIN Clock	
10.2		On-Chip Oscillator Clocks	
10).2.1	Low-Speed On-Chip Oscillator Clock	
).2.2		
10.3		XCIN Clock (For N, D Version Only)	
10.4		CPU Clock and Peripheral Function Clock	
).4.1	System Clock	
10).4.2		
10).4.3	Peripheral Function Clock (f1, f2, f4, f8, and f32)	
10).4.4		
10).4.5	fOCO40M	
10).4.6	fOCO-F	
10).4.7	fOCO-S	
10).4.8	fC4 and fC32	
10).4.9		
10.5		Power Control	
10).5.1	Standard Operating Mode	
).5.2		
).5.3	1	
10.6		Oscillation Stop Detection Function	
10).6.1	How to Use Oscillation Stop Detection Function	
10.7		Notes on Clock Generation Circuit	
).7.1	Stop Mode	
).7.2		
).7.3	L L L L L L L L L L L L L L L L L L L	
10).7.4	Oscillation Circuit Constants	108

11.	Protection	109
12.	Interrupts	110
12.1		
	2.1.1 Types of Interrupts	
12	2.1.2 Software Interrupts	
12	2.1.3 Special Interrupts	
12	2.1.4 Peripheral Function Interrupt	
12	2.1.5 Interrupts and Interrupt Vectors	
12	2.1.6 Interrupt Control	
12.2	INT Interrupt	124
12	2.2.1 $\overline{\text{INTi}}$ Interrupt (i = 0, 1, 3)	
12	2.2.2 \overline{INTi} Input Filter (i = 0, 1, 3)	126
12.3		
12.4	Address Match Interrupt	129
12.5	Timer RC Interrupt, Clock Synchronous Serial I/O with Chip Select Interrupts, and I ² C	bus Interface
	Interrupt (Interrupts with Multiple Interrupt Request Sources)	131
12.6	Notes on Interrupts	133
12	2.6.1 Reading Address 00000h	133
12	2.6.2 SP Setting	133
12	2.6.3 External Interrupt and Key Input Interrupt	
12	2.6.4 Changing Interrupt Sources	134
12	2.6.5 Changing Interrupt Control Register Contents	135
13.	Watchdog Timer	136
13.1	Count Source Protection Mode Disabled	139
13.2	Count Source Protection Mode Enabled	140
	There is	
14.	Timers	
14.1		
	1.1.1 Timer Mode	
	Pulse Output Mode	
14	Event Counter Mode	150
14	Pulse Width Measurement Mode	
	.1.5 Pulse Period Measurement Mode	
	1.6 Notes on Timer RA	
14.2		
	I.2.1 Timer Mode	
	Programmable Waveform Generation Mode	
14	Programmable One-shot Generation Mode	
	A.2.4 Programmable Wait One-Shot Generation Mode	
14	A.2.5 Notes on Timer RB	
14.3	Timer RC	181
14	A.3.1 Overview	
14	A.3.2 Registers Associated with Timer RC	
14	A.3.3 Common Items for Multiple Modes	
	A.3.4 Timer Mode (Input Capture Function)	
14	A.3.5 Timer Mode (Output Compare Function)	
14	PWM Mode	210

14.3.7	PWM2 Mode	215
14.3.8	Timer RC Interrupt	221
14.3.9	Notes on Timer RC	222
14.4	Timer RE	223
14.4.1	Real-Time Clock Mode (For N, D Version Only)	224
14.4.2	Output Compare Mode	232
14.4.3	Notes on Timer RE	238
15. Ser	ial Interface	241
15.1	Clock Synchronous Serial I/O Mode	248
15.1.1	Polarity Select Function	251
15.1.2	LSB First/MSB First Select Function	251
15.1.3	Continuous Receive Mode	252
15.2	Clock Asynchronous Serial I/O (UART) Mode	253
15.2.1	Bit Rate	
15.3	Notes on Serial Interface	258
16. Clo	ck Synchronous Serial Interface	259
16.1	Mode Selection	
16.2	Clock Synchronous Serial I/O with Chip Select (SSU)	
16.2.1	Transfer Clock	
16.2.2	SS Shift Register (SSTRSR)	
16.2.3	Interrupt Requests	
16.2.4	Communication Modes and Pin Functions	
16.2.5	Clock Synchronous Communication Mode	
16.2.6	Operation in 4-Wire Bus Communication Mode	
16.2.7	SCS Pin Control and Arbitration	
16.2.8	Notes on Clock Synchronous Serial I/O with Chip Select	
16.3	I ² C bus Interface	
16.3.1	Transfer Clock	
16.3.2	Interrupt Requests	
16.3.3	I ² C bus Interface Mode	
16.3.4	Clock Synchronous Serial Mode	
16.3.5	Noise Canceller	
16.3.6	Bit Synchronization Circuit	
16.3.7	Examples of Register Setting	
16.3.8	Notes on I ² C bus Interface	
10.5.0		522
17. Har	dware LIN	323
17.1	Features	
17.1	Input/Output Pins	
17.2	Register Configuration	
17.3		
17.4	Functional Description	
17.4.1	Slave Mode	
17.4.2	Bus Collision Detection Function	
17.4.3		
17.4.4	Hardware LIN End Processing Interrupt Requests	
	Notes on Hardware LIN	
17.6	Notes on natuwate LIN	221

18. A/	D Converter	338
18.1	One-Shot Mode	342
18.2	Repeat Mode	345
18.3	Sample and Hold	348
18.4	A/D Conversion Cycles	348
18.5	Internal Equivalent Circuit of Analog Input	349
18.6	Output Impedance of Sensor under A/D Conversion	350
18.7	Notes on A/D Converter	351
19. Fla	ash Memory	352
19.1	Overview	
19.2	Memory Map	
19.3	Functions to Prevent Rewriting of Flash Memory	
19.3.		
19.3.2		
19.4	CPU Rewrite Mode	
19.4.		
19.4.2		
19.4.3		
19.4.4		
19.4.		
19.5	Standard Serial I/O Mode	
19.5.		
19.6	Parallel I/O Mode	378
19.6.		
19.7	Notes on Flash Memory	379
19.7.	CPU Rewrite Mode	379
00 FL	ectrical Characteristics	000
20.1	N, D Version	
20.2	J, K Version	407
21. Us	age Notes	427
21.1	Notes on Clock Generation Circuit	427
21.1.1		
21.1.2	2 Wait Mode	427
21.1.3	3 Oscillation Stop Detection Function	427
21.1.4	•	
21.2	Notes on Interrupts	428
21.2.	Reading Address 00000h	428
21.2.2	2 SP Setting	428
21.2.3	8 External Interrupt and Key Input Interrupt	428
21.2.4		
21.2.5		
21.3	Notes on Timers	431
21.3.1	Notes on Timer RA	431
21.3.2	2 Notes on Timer RB	432
21.3.3	Notes on Timer RC	436
21.3.4	Notes on Timer RE	437

21.4	Notes on Serial Interface	440
21.5	Notes on Clock Synchronous Serial Interface	441
21.5.1	Notes on Clock Synchronous Serial I/O with Chip Select	441
21.5.2	Notes on I ² C bus Interface	441
21.6	Notes on Hardware LIN	442
21.7	Notes on A/D Converter	443
21.8	Notes on Flash Memory	444
21.8.1	CPU Rewrite Mode	444
21.9	Notes on Noise	447
21.9.1	8 11 1	
	Latch-up	447
21.9.2	Countermeasures against Noise Error of Port Control Registers	447
22. No	tes for On-Chip Debugger	448
Appendix	1. Package Dimensions	449
Appendix	2. Connection Examples between Serial Writer and On-Chip Debugging Emulator	450
Appendix	3. Example of Oscillation Evaluation Circuit	451
Index		452

SFR Page Reference

0000h	Address	Register	Symbol	Page
0002h	0000h	-		
0003h Processor Mode Register 0 PM0 77 0005h Processor Mode Register 1 PM1 77 0005h System Clock Control Register 0 CM0 81 0007h System Clock Control Register 1 CM1 82 0008h PRCR 109 0008h 0008h PRCR 109 0008h Watchdog Timer Rest Register WDTR 138 0001h Address Match Interrupt Register WDC 137 0013h Address Match Interrupt Register 1 RMAD1 130 0014h Address Match Interrupt Register 1 RMAD1 130 0017h <td>0001h</td> <td></td> <td></td> <td></td>	0001h			
0004h Processor Mode Register 0 PM0 77 0005h Processor Mode Register 1 PM1 77 0006h System Clock Control Register 0 CM0 81 0007h System Clock Control Register 1 CM1 82 0008h 0008h 0000h Protect Register PRCR 109 0000h Oscillation Stop Detection Register WDTR 138 0001h Watchdog Timer Reset Register WDTS 138 0001h Address Match Interrupt Register 0 RMAD0 130 0011h Address Match Interrupt Register 1 RMAD1 130 0014h Address Match Interrupt Register 1 RMAD1 130 0018h 0018h 0018h 0018h <td>0002h</td> <td></td> <td></td> <td></td>	0002h			
0005h Processor Mode Register 1 PM1 77 0006h System Clock Control Register 0 CM0 81 0007h System Clock Control Register 1 CM1 82 0008h 0009h 0000h 0000h 0000h </td <td>0003h</td> <td></td> <td></td> <td></td>	0003h			
0006h System Clock Control Register 0 CM0 81 0007h System Clock Control Register 1 CM1 82 0008h	0004h	Processor Mode Register 0	PM0	77
O007h System Clock Control Register 1 CM1 82 0008h	0005h	Processor Mode Register 1	PM1	77
0008h	0006h	System Clock Control Register 0	CM0	81
0009h Protect Register PRCR 109 000Bh Protect Register PRCR 109 000Ch Oscillation Stop Detection Register OCD 83 000Dh Watchdog Timer Reset Register WDTR 138 000Eh Watchdog Timer Control Register WDC 137 0010h Address Match Interrupt Register 0 RMAD0 130 0011h Address Match Interrupt Enable Register AIER 130 0013h Address Match Interrupt Register 1 RMAD1 130 0014h Address Match Interrupt Register 1 RMAD1 130 0017h 0018h 0018h 0011h 0018h 0011h 0011h 0011h	0007h	System Clock Control Register 1	CM1	82
000AhProtect RegisterPRCR109000Bh000ChOscillation Stop Detection RegisterOCD83000ChWatchdog Timer Reset RegisterWDTR138000EhWatchdog Timer Control RegisterWDC137001AhAddress Match Interrupt Register 0RMAD0130001hhAddress Match Interrupt Register 0RMAD0130001AhAddress Match Interrupt Register 1RMAD1130001AhAddress Match Interrupt Register 1RMAD1130001AhAddress Match Interrupt Register 1RMAD1130001AhAddress Match Interrupt Register 1RMAD1130001Bh </td <td>0008h</td> <td></td> <td></td> <td></td>	0008h			
OOUBh O 0000ch Oscillation Stop Detection Register OCD 83 0000h Watchdog Timer Reset Register WDTR 138 000Eh Watchdog Timer Start Register WDTS 138 000Eh Watchdog Timer Control Register WDC 137 0010h Address Match Interrupt Register 0 RMAD0 130 0011h Address Match Interrupt Register 0 RMAD1 130 0013h Address Match Interrupt Register 1 RMAD1 130 0014h Address Match Interrupt Register 1 RMAD1 130 0015h 0 0 0 0 0016h 0 0 0017h 0 0018h 0 0018h 0 0011h 0 0011h 0011A	0009h			
000ChOscillation Stop Detection RegisterOCD83000DhWatchdog Timer Reset RegisterWDTR138000EhWatchdog Timer Start RegisterWDC137001DhAddress Match Interrupt Register 0RMAD01300011hAddress Match Interrupt Register 0RMAD01300011hAddress Match Interrupt Register 1AlER1300014hAddress Match Interrupt Register 1RMAD11300015hAddress Match Interrupt Register 1RMAD11300016h	000Ah	Protect Register	PRCR	109
000DhWatchdog Timer Reset RegisterWDTR138000EhWatchdog Timer Start RegisterWDC137001DhAddress Match Interrupt Register 0RMAD01300011hAddress Match Interrupt Register 0RMAD01300011hAddress Match Interrupt Register 1AlER1300014hAddress Match Interrupt Register 1RMAD11300015hAddress Match Interrupt Register 1RMAD11300016h	000Bh			
000EhWatchdog Timer Start RegisterWDTS138000FhWatchdog Timer Control RegisterWDC1370010hAddress Match Interrupt Register 0RMAD01300011hAddress Match Interrupt Register 0RMAD11300014hAddress Match Interrupt Enable RegisterAIER1300014hAddress Match Interrupt Register 1RMAD11300015h0016h0017h0018h0018h0018h0018h0017h0018h0017h0018h0017h0018h0017h0018h0017h0018h0017h0018h0017h0018h0017h0018h0017h0020h0021h0022h0023hHigh-Speed On-Chip Oscillator ControlFRA184Register 1	000Ch	Oscillation Stop Detection Register	OCD	83
000FhWatchdog Timer Control RegisterWDC1370010hAddress Match Interrupt Register 0RMAD01300011h0012hRMAD01300013hAddress Match Interrupt Enable RegisterAIER1300014hAddress Match Interrupt Register 1RMAD11300015h0016hImage: Constraint of the second	000Dh	Watchdog Timer Reset Register	WDTR	138
0010h 0011hAddress Match Interrupt Register 0RMAD01300011h 0012hAddress Match Interrupt Enable RegisterAIER1300013hAddress Match Interrupt Register 1RMAD11300014hAddress Match Interrupt Register 1RMAD11300015h0016h	000Eh		WDTS	138
0011h 0012h 0013h Address Match Interrupt Enable Register AIER 130 0014h Address Match Interrupt Register 1 RMAD1 130 0015h 0016h 1 130 0017h 1 1 130 0018h 1 1 130 0017h 1 1 1 0018h 1 1 1 0019h 1 1 1 0018h 1 1 1 0018h 1 1 1 1 0018h 1 1 1 1 1 0018h 1	000Fh	Watchdog Timer Control Register	WDC	137
0012h Address Match Interrupt Enable Register AIER 130 0014h Address Match Interrupt Register 1 RMAD1 130 0015h Address Match Interrupt Register 1 RMAD1 130 0015h Address Match Interrupt Register 1 RMAD1 130 0015h Address Match Interrupt Register 1 RMAD1 130 0017h 0018h 0019h 0018h 0018h 0018h <t< td=""><td>0010h</td><td>Address Match Interrupt Register 0</td><td>RMAD0</td><td>130</td></t<>	0010h	Address Match Interrupt Register 0	RMAD0	130
0013h Address Match Interrupt Enable Register AIER 130 0014h Address Match Interrupt Register 1 RMAD1 130 0015h RMAD1 130 0016h RMAD1 130 0017h Image: Constraint of the second se	0011h	1	1 1	
0014h Address Match Interrupt Register 1 RMAD1 130 0015h	0012h	1	1 1	
0015h Image of the second	0013h	Address Match Interrupt Enable Register	AIER	130
0016h Image: Constraint of the system of	0014h	Address Match Interrupt Register 1	RMAD1	130
0017h	0015h	· · ·		
0018h	0016h			
0019h	0017h			
001Ah Image: Construction Mode Register CSPR 138 001Ch Count Source Protection Mode Register CSPR 138 001Dh Image: Construction Mode Register CSPR 138 001Fh Image: Construction Mode Register Image: Construction Mode Register Image: Construction Mode Register Image: Construction Mode Register Register 0021h Image: Construction Mode Register On-Chip Oscillator Control Register 1 Register 1 Register 0022h Image: Construction Mode Register 1 FRA1 84 0025h High-Speed On-Chip Oscillator Control Register 2 Register 2 85 0026h Image: Construction Mode Register 4 Image: Construction Mode Register 4 86 0022h Image: Construction Mode Register 6 FRA6 85 0022h High-Speed On-Chip Oscillator Control Register 6 FRA6 85 0022h High-Speed On-Chip Oscillator Control Register 6 FRA6	0018h			
001Bh Count Source Protection Mode Register CSPR 138 001Ch Count Source Protection Mode Register CSPR 138 001Dh 001Eh 001Fh 0020h 0021h 0022h 0022h 0022h 002h 002h 002h 002h 002h 002h 002h High-Speed On-Chip Oscillator Control Register 1 002h High-Speed On-Chip Oscillator Control Register 2 002h Clock Prescaler Reset Flag CPSRF 86 002h High-Speed On-Chip Oscillator Control Register 4 002Ah 002Ah 002Ah 002Ah	0019h			
001ChCount Source Protection Mode RegisterCSPR138001Dh001Eh001Fh002h002h002h002h002h002h002h002h002h002h002hRegister 0002hHigh-Speed On-Chip Oscillator Control Register 1FRA184002hHigh-Speed On-Chip Oscillator Control Register 2FRA285002h </td <td>001Ah</td> <td></td> <td></td> <td></td>	001Ah			
001Dh	001Bh			
001Eh Image: Constant of the system of t	001Ch	Count Source Protection Mode Register	CSPR	138
001Fh Image: Constraint of the system of t	001Dh			
0020h Image: CPSRF 0021h Image: CPSRF 0022h Image: CPSRF 0023h High-Speed On-Chip Oscillator Control Register 1 0024h High-Speed On-Chip Oscillator Control Register 1 0025h High-Speed On-Chip Oscillator Control Register 2 0026h Image: CPSRF 0027h Image: CPSRF 0028h Clock Prescaler Reset Flag 0029h High-Speed On-Chip Oscillator Control Register 4 002Ah Image: CPSRF 002Ah	001Eh			
0021h Image: Constraint of the system of t	001Fh			
0022h Image: Constraint of the const	0020h			
0023h High-Speed On-Chip Oscillator Control Register 0 FRA0 84 0024h High-Speed On-Chip Oscillator Control Register 1 FRA1 84 0025h High-Speed On-Chip Oscillator Control Register 2 FRA2 85 0026h 0027h 0028h Clock Prescaler Reset Flag CPSRF 86 0029h High-Speed On-Chip Oscillator Control Register 4 FRA4 85 002Ah 002Ah <td< td=""><td>0021h</td><td></td><td>1 1</td><td></td></td<>	0021h		1 1	
Register 0 Register 0 0024h High-Speed On-Chip Oscillator Control Register 1 FRA1 84 0025h High-Speed On-Chip Oscillator Control Register 2 FRA2 85 0026h 0027h 0028h Clock Prescaler Reset Flag CPSRF 86 0029h High-Speed On-Chip Oscillator Control Register 4 FRA4 85 002Ah 002Bh High-Speed On-Chip Oscillator Control Register 6 FRA6 85 002Ch High-Speed On-Chip Oscillator Control Register 6 FRA6 85	0022h			
Register 1 FRA2 0025h High-Speed On-Chip Oscillator Control Register 2 FRA2 85 0026h	0023h		FRA0	84
Register 2 Image: Constraint of the system 0026h Image: Constraint of the system 0027h Image: Constraint of the system 0028h Clock Prescaler Reset Flag CPSRF 0028h Clock Prescaler Reset Flag CPSRF 0029h High-Speed On-Chip Oscillator Control Register 4 FRA4 002Ah Image: Constraint of the system 002Bh High-Speed On-Chip Oscillator Control Register 6 FRA6 002Ch High-Speed On-Chip Oscillator Control FRA7	0024h		FRA1	84
0027h Clock Prescaler Reset Flag CPSRF 86 0028h Clock Prescaler Reset Flag CPSRF 86 0029h High-Speed On-Chip Oscillator Control Register 4 FRA4 85 002Ah 002Bh High-Speed On-Chip Oscillator Control Register 6 FRA6 85 002Ch High-Speed On-Chip Oscillator Control FRA7 85	0025h		FRA2	85
0028h Clock Prescaler Reset Flag CPSRF 86 0029h High-Speed On-Chip Oscillator Control Register 4 FRA4 85 002Ah 002Bh High-Speed On-Chip Oscillator Control Register 6 FRA6 85 002Ch High-Speed On-Chip Oscillator Control Register 6 FRA6 85	0026h			
0029h Register 4 High-Speed On-Chip Oscillator Control Register 4 FRA4 85 002Ah <td>0027h</td> <td></td> <td></td> <td></td>	0027h			
Register 4 Image: Constraint of the second		Ţ		
O02Bh High-Speed On-Chip Oscillator Control Register 6 FRA6 85 002Ch High-Speed On-Chip Oscillator Control FRA7 85	0029h		FRA4	85
Register 6 002Ch High-Speed On-Chip Oscillator Control FRA7 85	002Ah			
	002Bh		FRA6	85
	002Ch		FRA7	85

0030h			
0031h	Voltage Detection Register 1	VCA1	39
0032h	Voltage Detection Register 2	VCA2	39, 40, 86, 87
0033h			
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register	VW1C	42, 43
0037h	Voltage Monitor 2 Circuit Control Register	VW2C	44
0038h	Voltage Monitor 0 Circuit Control Register	VW0C	41
0039h			
003Ah			
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			

		-,	
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0045h			
	T	TROID	
0047h	Timer RC Interrupt Control Register	TRCIC	116
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	115
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	115
004Eh	A/D Conversion Interrupt Control Register	ADIC	115
004Fh	SSU/IIC bus Interrupt Control Register	SSUIC/IICIC	116
0050h	COO/IIC Das Interrupt Control (Cegister	00010/11010	110
		00710	445
0051h	UART0 Transmit Interrupt Control Register	SOTIC	115
0052h	UART0 Receive Interrupt Control Register	SORIC	115
0053h	UART1 Transmit Interrupt Control Register	S1TIC	115
0054h	UART1 Receive Interrupt Control Register	S1RIC	115
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	115
0057h		-	
0058h	Timer RB Interrupt Control Register	TRBIC	115
0058h	INT1 Interrupt Control Register	INT1IC	115
005Ah	INT3 Interrupt Control Register	INT3IC	117
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	117
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h		1	
0072h			
0072h			
			L
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh		<u> </u>	
007Ch			
007Dh			
007Eh			
007Fh			
-			-

Address

Register

Symbol

Page

NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	Page
0080h			
0081h			
0082h			
0083h			
0084h			
0085h 0086h			
0080h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h 0093h			
0093h 0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch 009Dh			
009Dh 009Eh			
009Eh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	244
00A1h	UART0 Bit Rate Register	U0BRG	244
00A2h	UART0 Transmit Buffer Register	U0TB	243
00A3h			
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	245
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	246
00A6h	UART0 Receive Buffer Register	UORB	243
00A7h	HADTA Tasa ani (/Danaina Mada Daniatas		244
00A8h 00A9h	UART1 Transmit/Receive Mode Register UART1 Bit Rate Register	U1MR U1BRG	244
00A9h	UART1 Transmit Buffer Register	U1TB	244
00ABh	Criter Pranomic Banor Register	0110	240
00ACh	UART1 Transmit/Receive Control Register 0	U1C0	245
00ADh	UART1 Transmit/Receive Control Register 1	U1C1	246
00AEh	UART1 Receive Buffer Register	U1RB	243
00AFh			
00B0h			
00B1h			
00B2h			
00B3h			
00B4h			
00B5h 00B6h			
00B0H			
00B8h	SS Control Register H / IIC bus Control Register 1	SSCRH / ICCR1	262, 293
00B9h	SS Control Register L / IIC bus Control Register 2	SSCRL / ICCR2	263, 294
00BAh	SS Mode Register / IIC bus Mode Register	SSMR / ICMR	264, 295
00BBh	SS Enable Register / IIC bus Interrupt Enable	SSER / ICIER	265, 296
0.55	Register	0000 //0	005
00BCh	SS Status Register / IIC bus Status Register	SSSR / ICSR	266, 297
00BDh 00BEh	SS Mode Register 2 / Slave Address Register SS Transmit Data Register / IIC bus Transmit	SSMR2 / SAR SSTDR / ICDRT	267, 298 268, 298
	Data Register		
00BFh	SS Receive Data Register / IIC bus Receive Data Register	SSRDR / ICDRR	268, 298
<u> </u>		[

Address	Register	Symbol	Page
00C0h	A/D Register	AD	341
00C1h			
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Control Register 2	ADCON2	341
00D5h	-		
00D6h	A/D Control Register 0	ADCON0	340
00D7h	A/D Control Register 1	ADCON1	341
00D8h	-		
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	61
00E1h	Port P1 Register	P1	61
00E2h	Port P0 Direction Register	PD0	60
00E3h	Port P1 Direction Register	PD1	60
00E4h	-		
00E5h	Port P3 Register	P3	61
00E6h			
00E7h	Port P3 Direction Register	PD3	60
00E8h	Port P4 Register	P4	61
00E9h	Port P5 Register	P5	61
00EAh	Port P4 Direction Register	PD4	60
00EBh	Port P5 Direction Register	PD5	60
00ECh			1
00EDh			1
00EEh			
00EFh			1
00F0h			1
00F1h			1
00F2h			
00F3h			1
00F4h			1
00F5h	Pin Select Register 1	PINSR1	62, 247
00F6h	Pin Select Register 2	PINSR2	62
00F7h	Pin Select Register 3	PINSR3	62
00F8h	Port Mode Register	PMR	63, 247, 269, 299
00F9h	External Input Enable Register	INTEN	124
00FAh	INT Input Filter Select Register	INTF	125
00FBh	Key Input Enable Register	KIEN	128
00FCh	Pull-Up Control Register 0	PUR0	64
00FDh	Pull-Up Control Register 1	PUR1	64
00FEh	Port P1 Drive Capacity Control Register	P1DRR	64
00FFh	, , ,	1	1
	1		1

NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	Page
0100h	Timer RA Control Register	TRACR	144
0101h	Timer RA I/O Control Register	TRAIOC	144, 146, 149, 151, 153, 156
0102h	Timer RA Mode Register	TRAMR	145
0103h	Timer RA Prescaler Register	TRAPRE	145
0104h	Timer RA Register	TRA	145
0105h	<u> </u>		
0106h	LIN Control Register	LINCR	325
0107h	LIN Status Register	LINST	326
0108h	Timer RB Control Register	TRBCR	160
0109h	Timer RB One-Shot Control Register	TRBOCR	160
010Ah	Timer RB I/O Control Register	TRBIOC	161, 163, 167, 170, 175
010Bh	Timer RB Mode Register	TRBMR	161
010Ch	Timer RB Prescaler Register	TRBPRE	162
010Dh	Timer RB Secondary Register	TRBSC	162
010Eh	Timer RB Primary Register	TRBPR	162
010Eh			
0110h		1	
0110h			
0112h			
0112h			
0113h		-	
0114h		-	
0116h		-	
0110h			
0118h	Timer RE Second Data Register / Counter Data Register	TRESEC	226, 234
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	226, 234
011Ah	Timer RE Hour Data Register	TREHR	227
011Bh	Timer RE Day of Week Data Register	TREWK	227
011Ch	Timer RE Control Register 1	TRECR1	228, 235
011Dh	Timer RE Control Register 2	TRECR2	229, 235
011Eh	Timer RE Count Source Select Register	TRECSR	230, 236
011Fh			
0120h	Timer RC Mode Register	TRCMR	184
0121h	Timer RC Control Register 1	TRCCR1	185, 208, 212, 217
0122h	Timer RC Interrupt Enable Register	TRCIER	186
0123h	Timer RC Status Register	TRCSR	187
0124h	Timer RC I/O Control Register 0	TRCIOR0	192, 201, 206
0125h	Timer RC I/O Control Register 1	TRCIOR1	192, 202, 207
0126h	Timer RC Counter	TRC	188
0127h	1		
0128h	Timer RC General Register A	TRCGRA	188
0129h	1		
012Ah	Timer RC General Register B	TRCGRB	188
012Bh	1		
012Ch	Timer RC General Register C	TRCGRC	188
012Dh	Ť		
012011			
012Eh	Timer RC General Register D	TRCGRD	188

NO	TE
110	

 The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	Page
0130h	Timer RC Control Register 2	TRCCR2	189
0131h	Timer RC Digital Filter Function Select	TRCDF	190
0132h	Register Timer RC Output Master Enable Register	TRCOER	191
0132h	Timer RC Output Master Enable Register	TREUER	191
0133h			
0134h			
0136h			
0137h			
0138h			
0139h			
013Ah			
013Bh 013Ch			
013Dh			
013Eh			
013Fh			
0140h			
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			1
015Bh			1
015Ch			1
015Dh			1
015Eh			1
015Fh			1
0160h			1
0161h		1	1
0162h			1
0163h			1
0164h		1	1
0165h			1
0166h			1
0167h		1	1
0168h			
0169h			1
016Ah			1
016Bh			1
016Bh			
016Ch			
016Eh 016Fh			

Address	Register	Symbol	Page
0170h	1.009,000	eyso.	. ugo
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh 0180h			
0180h			
0181h			
0182h			
0183h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h 019Ah			
019Ah 019Bh			
019Bh 019Ch			
019Ch			
019Dh			
019Eh			
01A0h			
01A1h			
01A2h			
01A3h		-	-
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh 01AFh			

Address	Register	Symbol	Page
01B0h			
01B1h			
01B2h			
01B3h	Flash Memory Control Register 4	FMR4	363
01B4h			
01B5h	Flash Memory Control Register 1	FMR1	362
01B6h			
01B7h	Flash Memory Control Register 0	FMR0	361
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
FFFFh	Option Function Select Register	OFS	27, 137, 356

NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

RENESAS

R8C/26 Group, R8C/27 Group SINGLE-CHIP 16-BIT CMOS MCU

1. Overview

These MCUs are fabricated using a high-performance silicon gate CMOS process, embedding the R8C CPU core, and are packaged in a 32-pin molded-plastic LQFP. It implements sophisticated instructions for a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed. Furthermore, the R8C/27 Group has on-chip data flash (1 KB \times 2 blocks).

The difference between the R8C/26 Group and R8C/27 Group is only the presence or absence of data flash. Their peripheral functions are the same.

1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer products, automotive, etc.

1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/26 Group and Table 1.2 outlines the Functions and Specifications for R8C/27 Group.

	Item	Specification
CPU	Number of	89 instructions
	fundamental	
	instructions	$[50 \text{ ns}(f(X \mathbf{N})) = 20 \text{ M} \mathbf{J}_{\mathbf{N}} > 0.0 \text{ ts} [50 \text{ ts}(X) (ather then (X) (arging))]$
	Minimum instruction	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (other than K version)
	execution time	62.5 ns (f(XIN) = 16 MHz, VCC = 3.0 to 5.5 V) (K version)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
	Memory capacity	Refer to Table 1.3 Product Information for R8C/26 Group
Peripheral	Ports	I/O ports: 25 pins, Input port: 3 pins
Functions	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits × 1 channel
		Timer RB: 8 bits × 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer RC: 16 bits × 1 channel
		(Input capture and output compare circuits)
		Timer RE: With real-time clock and compare match function
		(For J, K version, compare match function only.)
	Serial interfaces	2 channels (UART0, UART1)
	Centar Internation	Clock synchronous serial I/O, UART
	Clock synchronous	1 channel
	serial interface	
	senai internace	I ² C bus Interface ⁽¹⁾
		Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits x 1 channel (with prescaler)
	-	Start-on-reset selectable
	Interrupts	Internal: 15 sources, External: 4 sources,
		Software: 4 sources, Priority levels: 7 levels
	Clock generation	3 circuits
	circuits	XIN clock generation circuit (with on-chip feedback resistor)
		 On-chip oscillator (high speed, low speed)
		High-speed on-chip oscillator has a frequency adjustment function
		XCIN clock generation circuit (32 kHz) (N, D version)
		• Real-time clock (timer RE) (N, D version)
	Oscillation-stopped	XIN clock oscillation stop detection function
	detector	
	Voltage detection	On-chip
	circuit	
Flastuit I	Power-on reset circuit	
Electrical	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other than K version)
Characteristics		VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz) (K version)
		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)
		VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz) (N, D version)
	Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
	(N, D version)	Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)
		Typ. 2.0 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)
		Typ. 0.7 μA (VCC = 3.0 V, stop mode)
Flash Memory	Programming and	VCC = 2.7 to 5.5 V
	erasure voltage	
	Programming and	100 times
	erasure endurance	
Operating Ambie		-20 to 85°C (N version)
eroraning / indic		-40 to 85°C (D, J version) ⁽²⁾ , -40 to 125°C (K version) ⁽²⁾
Package		32-pin molded-plastic LQFP

Table 1.1Functions and Specifications for R8C/26 Group

NOTES:

1. I²C bus is a trademark of Koninklijke Philips Electronics N. V.

2. Specify the D, K version if D, K version functions are to be used.

CPU	Item Number of fundamental	Specification 89 instructions
CFU		
	instructions Minimum instruction	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (other than K version)
	execution time	62.5 ns (f(XIN) = 16 MHz, VCC = 3.0 to 5.5 V) (differential in K version)
	execution time	100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
	Memory capacity	Refer to Table 1.4 Product Information of R8C/27 Group
Peripheral	Ports	I/O ports: 25 pins, Input port: 3 pins
Functions	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits × 1 channel
	Timers	Timer RB: 8 bits × 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer RC: 16 bits × 1 channel
		(Input capture and output compare circuits)
		Timer RE: With real-time clock and compare match function
		(For J, K version, compare match function only.)
	Serial interfaces	2 channels (UART0, UART1)
	Senai internaces	Clock synchronous serial I/O, UART
	Clock synchronous	1 channel
	serial interface	I ² C bus Interface ⁽¹⁾
	Senar internace	
		Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits × 1 channel (with prescaler)
		Start-on-reset selectable
	Interrupts	Internal: 15 sources, External: 4 sources,
		Software: 4 sources, Priority levels: 7 levels
	Clock generation circuits	3 circuits
	CIrcuits	XIN clock generation circuit (with on-chip feedback resistor)
		On-chip oscillator (high speed, low speed) Ligh apped on this assillator has a fragmany adjustment function
		 High-speed on-chip oscillator has a frequency adjustment function XCIN clock generation circuit (32 kHz) (N, D version)
		Real-time clock (timer RE) (N, D version)
	Oppillation stanpad	XIN clock oscillation stop detection function
	Oscillation-stopped detector	
		On shin
	Voltage detection circuit	
	Power-on reset circuit	On-chip VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other than K version)
Electrical	Supply voltage	
Characteristics		VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz) (K version)
		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)
	Current consumption	VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz) (N, D version) Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
	(N, D version)	Typ. 6 mA (VCC = 3.0 V , f(XIN) = 10 MHz)
	(N, D Version)	Typ. 2.0 μ A (VCC = 3.0 V, I(XIN) = 10 MHz) Typ. 2.0 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)
		Typ. 0.7 μ A (VCC = 3.0 V, wait mode (i(XCiN) = 32 Ki2) Typ. 0.7 μ A (VCC = 3.0 V, stop mode)
Flash Memory	Programming and	VCC = 2.7 to 5.5 V
i lasti wemory	erasure voltage	
	-	10,000 times (data flash)
	Programming and	10,000 times (data flash)
	erasure endurance	1,000 times (program ROM)
Operating Ambient Temperature		-20 to 85°C (N version)
		-40 to 85°C (D, J version) ⁽²⁾ , -40 to 125°C (K version) ⁽²⁾
Package		32-pin molded-plastic LQFP

Table 1.2 Functions and Specificat	tions for R8C/27 Group
------------------------------------	------------------------

NOTES:

1. I²C bus is a trademark of Koninklijke Philips Electronics N. V.

2. Specify the D, K version if D, K version functions are to be used.

RENESAS

1.3 Block Diagram

Figure 1.1 shows a Block Diagram.




Figure 1.1 Block Diagram

RENESAS

1.4 **Product Information**

Table 1.3 lists the Product Information for R8C/26 Group and Table 1.4 lists the Product Information for R8C/27 Group.

Table 1.3 Product Info	Curr	ent of Sep. 2008			
Part No.	ROM	RAM	Package Type	e Remarks	
Fait NO.	Capacity	Capacity	Fackage Type	Ne	IIIdIKS
R5F21262SNFP	8 Kbytes	512 bytes	PLQP0032GB-A	N version	
R5F21264SNFP	16 Kbytes	1 Kbyte	PLQP0032GB-A		
R5F21265SNFP	24 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21266SNFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21262SDFP	8 Kbytes	512 bytes	PLQP0032GB-A	D version	
R5F21264SDFP	16 Kbytes	1 Kbyte	PLQP0032GB-A		
R5F21265SDFP	24 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21266SDFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21264JFP	16 Kbytes	1 Kbyte	PLQP0032GB-A	J version	
R5F21266JFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21264KFP	16 Kbytes	1 Kbyte	PLQP0032GB-A	K version	
R5F21266KFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21262SNXXXFP	8 Kbytes	512 bytes	PLQP0032GB-A	N version	Factory
R5F21264SNXXXFP	16 Kbytes	1 Kbyte	PLQP0032GB-A		programming
R5F21265SNXXXFP	24 Kbytes	1.5 Kbytes	PLQP0032GB-A		product ⁽¹⁾
R5F21266SNXXXFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21262SDXXXFP	8 Kbytes	512 bytes	PLQP0032GB-A	D version	
R5F21264SDXXXFP	16 Kbytes	1 Kbyte	PLQP0032GB-A		
R5F21265SDXXXFP	24 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21266SDXXXFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21264JXXXFP	16 Kbytes	1 Kbyte	PLQP0032GB-A	J version	
R5F21266JXXXFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21264KXXXFP	16 Kbytes	1 Kbyte	PLQP0032GB-A	K version	
R5F21266KXXXFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		

Table 1.3 Product Information for R8C/26 Group

NOTE:

1. The user ROM is programmed before shipment.




Figure 1.2 Part Number, Memory Size, and Package of R8C/26 Group

Table 1.4 Product Information for R8C/27 Group					Currer	nt of Sep. 2008
	ROM Capacity		RAM			
Part No.	Program ROM	Data flash	Capacity	Package Type	Re	marks
R5F21272SNFP	8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	N version	
R5F21274SNFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A		
R5F21275SNFP	24 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
R5F21276SNFP	32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
R5F21272SDFP	8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	D version	
R5F21274SDFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A		
R5F21275SDFP	24 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
R5F21276SDFP	32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
R5F21274JFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	J version	
R5F21276JFP	32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
R5F21274KFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	K version	
R5F21276KFP	32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
R5F21272SNXXXFP	8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	N version	Factory
R5F21274SNXXXFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A		programming
R5F21275SNXXXFP	24 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		product ⁽¹⁾
R5F21276SNXXXFP	32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
R5F21272SDXXXFP	8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	D version	
R5F21274SDXXXFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A		
R5F21275SDXXXFP	24 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
R5F21276SDXXXFP	32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
R5F21274JXXXFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	J version	1
R5F21276JXXXFP	32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		
R5F21274KXXXFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	K version	
R5F21276KXXXFP	32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		

 Table 1.4
 Product Information for R8C/27 Group

Current of Sep. 2008

NOTE:

1. The user ROM is programmed before shipment.





Figure 1.3 Part Number, Memory Size, and Package of R8C/27 Group

1.5 Pin Assignments

Figure 1.4 shows Pin Assignments (Top View).



RENESAS



1.6 **Pin Functions**

Table 1.5 lists Pin Functions.

Table 1.5 Pin Functions

Туре	Symbol	I/O Type	Description
Power supply input	VCC, VSS	1	Apply 2.2 to 5.5 V (J, K version are 2.7 to 5.5 V) to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	I	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	Ι	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an external clock, input it to the
XIN clock output	XOUT	0	XIN pin and leave the XOUT pin open.
XCIN clock input (N, D version)	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output (N, D version)	XCOUT	0	pins. To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INTO, INT1, INT3	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAO	0	Timer RA output pin
	TRAIO	I/O	Timer RA I/O pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Sharing output-compare output / input-capture input / PWM / PWM2 output pins
Timer RE	TREO	0	Timer RE output pin
Serial interface	CLK0, CLK1	I/O	Clock I/O pin
	RXD0, RXD1	I	Receive data input pin
	TXD0, TXD1	0	Transmit data output pin
I ² C bus interface	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
Clock synchronous	SSI	I/O	Data I/O pin
serial I/O with chip	SCS	I/O	Chip-select signal I/O pin
select	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
I/O port	P0_0 to P0_7, P1_0 to P1_7, P3_1, P3_3 to P3_7, P4_5, P5_3, P5_4	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. P1_0 to P1_7 also function as LED drive ports (N, D version).
Input port	P4_2, P4_6, P4_7	1	Input-only ports

I: Input O: Output I/O: Input and output

			I/O Pin Functions for of Peripheral Modules					
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	l ² C bus Interface	A/D Converter
1		P3_5		(TRCIOD) ⁽¹⁾		SSCK	SCL	
2		P3_7		TRAO	RXD1/ (TXD1) ^(1, 3)	SSO		
3	RESET							
4	XOUT/XCOUT ⁽²⁾	P4_7						
5	VSS/AVSS							
6	XIN/XCIN ⁽²⁾	P4_6						
7	VCC/AVCC							
8	MODE							
9		P4_5	INT0		(RXD1) ^(1, 3)			
10		P1_7	INT1	TRAIO				
11		P3_6	(INT1) ⁽¹⁾		(TXD1)/ (RXD1) ^(1, 3)			
12		P3_1		TRBO				
13		P5_4		TRCIOD				
14		P5_3		TRCIOC				
15		P1_6			CLK0	(SSI) ⁽¹⁾		
16		P1_5	(INT1) ⁽¹⁾	(TRAIO) ⁽¹⁾	RXD0			
17		P1_4			TXD0			
18		P1_3	KI3	(TRBO)				AN11
19		P1_2	KI2	TRCIOB				AN10
20	VRFF	P4_2						
21		P1_1	KI1	TRCIOA/ TRCTRG				AN9
22		P1_0	KI0					AN8
23		P3_3	INT3	TRCCLK		SSI		
24		P3_4		(TRCIOC) ⁽¹⁾		SCS	SDA	
25		P0_7		× ,				AN0
26		 P0_6						AN1
27		P0_5			CLK1			AN2
28		P0_4		TREO				AN3
29		P0_3						AN4
30		P0_2						AN5
31		P0_1						AN6
32		P0_0			(TXD1) ^(1, 3)			AN7

Table 1.6 Pin Name Information by Pin Number

NOTES:


1. This can be assigned to the pin in parentheses by a program.

2. XCIN, XCOUT can be used only for N or D version.

3. For the combination of using pins TXD1 and RXD1, refer to Figure 15.7 Registers PINSR1 and PMR.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.



2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 to be used as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

3. Memory

3.1 R8C/26 Group

Figure 3.1 is a Memory Map of R8C/26 Group. The R8C/26 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/26 Group

3.2 R8C/27 Group

Figure 3.2 is a Memory Map of R8C/27 Group. The R8C/27 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/27 Group

Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00X11111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			00h
0013h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h			00h
0016h			00h
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h
			1000000b ⁽²⁾
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h			
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4(3)	FRA4	When shipping
002Ah			
002Bh	High-Speed On-Chip Oscillator Control Register 6 ⁽³⁾	FRA6	When shipping
		FRA7	When shipping
002Ch	High-Speed On-Chip Oscillator Control Register 7 ⁽³⁾	FKA/	when shipping
	High-Speed On-Chip Oscillator Control Register 7 ⁽³⁾		
002Ch	High-Speed On-Chip Oscillator Control Register 7 ⁽³⁾		

SFR Information (1)⁽¹⁾ Table 4.1

X: Undefined NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. The CSPROINI bit in the OFS register is set to 0.

3. In J, K version these regions are reserved. Do not access locations in these regions.

Table 4.2SFR Information (2)⁽¹⁾

Address	Register	Symbol	After reset
0030h			
0031h	Voltage Detection Register 1 (2)	VCA1	00001000b
0032h	Voltage Detection Register 2 ⁽²⁾	VCA2	 N, D version 00h⁽³⁾ 00100000b⁽⁴⁾ J, K version 00h⁽⁷⁾ 01000000b⁽⁸⁾
0033h			
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register (5)	VW1C	N, D version 00001000b J, K version 0000X000b ⁽⁷⁾ 0100X001b ⁽⁸⁾
0037h	Voltage Monitor 2 Circuit Control Register (5)	VW2C	00h
0038h	Voltage Monitor 0 Circuit Control Register (6)	VW0C	0000X000b ⁽³⁾ 0100X001b ⁽⁴⁾
0039h			
003Fh			
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
00406			

0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU/IIC bus Interrupt Control Register ⁽⁹⁾	SSUIC/IICIC	XXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh			
005Fh			
0060h			
		·	· · · ·
006Fh			
0070h			

007Fh

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.

(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect this register.

3. The LVD0ON bit in the OFS register is set to 1 and hardware reset.

4. Power-on reset, voltage monitor 0 reset or the LVD0ON bit in the OFS register is set to 0, and hardware reset.

5. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3.

(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect b2 and b3.

6. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register. (J, K version) These regions are reserved. Do not access locations in these regions.

7. The LVD1ON bit in the OFS register is set to 1 and hardware reset.

Power-on reset, voltage monitor 1 reset, or the LVD1ON bit in the OFS register is set to 0 and hardware reset.

9. Selected by the IICSEL bit in the PMR register.

Address	Register	Symbol	After reset
0080h	ivegisiei	Symbol	
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			1
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	UOTB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	UORB	XXh
00A7h			XXh
00A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
00A9h	UART1 Bit Rate Register	U1BRG	XXh
00AAh	UART1 Transmit Buffer Register	U1TB	XXh
00ABh			XXh
00ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
00ADh	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
00AEh	UART1 Receive Buffer Register	U1RB	XXh
00AFh			XXh
00B0h			
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h	101		
00B8h	SS Control Register H / IIC bus Control Register 1 ⁽²⁾	SSCRH / ICCR1	00h
00B9h	SS Control Register L / IIC bus Control Register 2 ⁽²⁾	SSCRL / ICCR2	01111101b
00BAh	SS Mode Register / IIC bus Mode Register ⁽²⁾	SSMR / ICMR	00011000b
00BBh	SS Enable Register / IIC bus Interrupt Enable Register ⁽²⁾	SSER / ICIER	00h
00BCh	SS Status Register / IIC bus Status Register ⁽²⁾	SSSR / ICSR	00h / 0000X000b
00BDh	SS Mode Register 2 / Slave Address Register ⁽²⁾	SSMR2 / SAR	00h
00BEh	SS Transmit Data Register / IIC bus Transmit Data Register ⁽²⁾	SSTDR / ICDRT	FFh
00BFh		SSRDR / ICDRR	
00BFh X: Undefined	SS Receive Data Register / IIC bus Receive Data Register ⁽²⁾	SSRDR / ICDRR	FFh

SFR Information (3)⁽¹⁾ Table 4.3

X: Undefined

NOTES:
1. The blank regions are reserved. Do not access locations in these regions.
2. Selected by the IICSEL bit in the PMR register.

Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C1h			XXh
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D0h			
00D11			
00D2h			
00D3h 00D4h	A/D Control Register 2	ADCON2	00h
00D4n 00D5h	A/D Control Register 2	ADCONZ	
00D5h 00D6h	A/D Control Pogistor 0	ADCON0	00h
	A/D Control Register 0	ADCON0 ADCON1	
00D7h 00D8h	A/D Control Register 1	ADCONT	00h
00D8h 00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	00h
00E1h	Port P1 Register	P1	00h
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h			
00E5h	Port P3 Register	P3	00h
00E6h			
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	00h
00E9h	Port P5 Register	P5	00h
00EAh	Port P4 Direction Register	PD4	00h
00EBh	Port P5 Direction Register	PD5	00h
00ECh		-	
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h	Pin Select Register 1	PINSR1	00h
00F6h	Pin Select Register 2	PINSR1 PINSR2	00h
00F8h	Pin Select Register 3	PINSR2	00h
00F7h 00F8h	Port Mode Register		00h
		PMR	00h
00F9h	External Input Enable Register	INTEN	
00FAh	INT Input Filter Select Register	INTF	00h
00FBh	Key Input Enable Register	KIEN	00h
00FCh	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	00h
			0.06
00FEh 00FFh	Port P1 Drive Capacity Control Register ⁽²⁾	P1DRR	00h

SFR Information (4)⁽¹⁾ Table 4.4

X: Undefined

X: Underined
NOTES:
1. The blank regions are reserved. Do not access locations in these regions.
2. In J, K version these regions are reserved. Do not access locations in these regions.

Table 4.5	SFR Information (5) ⁽¹⁾

Address Register Symbol 0100h Timer RA Control Register TRACR 0101h Timer RA I/O Control Register TRAIOC 0102h Timer RA Mode Register TRAMR 0103h Timer RA Prescaler Register TRAPRE 0104h Timer RA Register TRA 0105h 0106h LIN Control Register	After reset 00h 00h 00h FFh FFh
0101h Timer RA I/O Control Register TRAIOC 0102h Timer RA Mode Register TRAMR 0103h Timer RA Prescaler Register TRAPRE 0104h Timer RA Register TRA 0105h 0105h UNCR 0106h LIN Control Register LINCR	00h 00h FFh
0102h Timer RA Mode Register TRAMR 0103h Timer RA Prescaler Register TRAPRE 0104h Timer RA Register TRA 0105h 0106h LIN Control Register	00h FFh
0103h Timer RA Prescaler Register TRAPRE 0104h Timer RA Register TRA 0105h 0106h LIN Control Register	FFh
0103h Timer RA Prescaler Register TRAPRE 0104h Timer RA Register TRA 0105h 0106h LIN Control Register	
0104h Timer RA Register TRA 0105h	
0105h 0106h LIN Control Register LINCR	
0106h LIN Control Register LINCR	<u> </u>
	00h
0107h LIN Status Register LINST	00h
0108h Timer RB Control Register TRBCR	00h
0109h Timer RB One-Shot Control Register TRBOCR	00h
010Ah Timer RB I/O Control Register TRBIOC	00h
010Bh Timer RB Mode Register TRBMR	00h
010Ch Timer RB Prescaler Register TRBPRE	FFh
010Dh Timer RB Secondary Register TRBSC	FFh
010Eh Timer RB Primary Register TRBPR	FFh
010Fh	<u> </u>
0110h	
0111h	
0112h	
0113h	
0114h	
0115h	
0116h	<u> </u>
0117h	
0118h Timer RE Second Data Register / Counter Data Register TRESEC	00h
0119h Timer RE Minute Data Register / Compare Data Register TREMIN	00h
	00h
011Bh Timer RE Day of Week Data Register ⁽²⁾ TREWK	00h
011Ch Timer RE Control Register 1 TRECR1	00h
011Dh Timer RE Control Register 2 TRECR2	00h
011Eh Timer RE Count Source Select Register TRECSR	00001000b
011Fh	
0120h Timer RC Mode Register TRCMR	01001000b
0121h Timer RC Control Register 1 TRCCR1	00h
0122h Timer RC Interrupt Enable Register TRCIER	01110000b
0123h Timer RC Status Register TRCSR	01110000b
0124h Timer RC I/O Control Register 0 TRCIOR0	10001000b
0125h Timer RC I/O Control Register 1 TRCIOR1	10001000b
0126h Timer RC Counter TRC	00h
0127h	00h
0128h Timer RC General Register A TRCGRA	FFh
0129h	FFh
012Ah Timer RC General Register B TRCGRB	FFh
012Bh	FFh
012Ch Timer RC General Register C TRCGRC	FFh
012Dh	FFh
012Eh Timer RC General Register D TRCGRD	FFh
012Fh	FFh
0130h Timer RC Control Register 2 TRCCR2	00011111b
0131h Timer RC Digital Filter Function Select Register TRCDF	00h
0132h Timer RC Output Master Enable Register TRCOER	0111111b
0133h	
0134h	
0135h	
0136h	
0137h	
0138h	
0139h	
013Ah	
013Ah	
013Ah 013Bh 013Ch	
013Ah 013Bh 013Ch 013Dh	
013Ah 013Bh 013Ch	

NOTES:

The blank regions are reserved. Do not access locations in these regions.
 In J, K version these regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
0140h			
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			
			I

Table 4.6SFR Information (6)⁽¹⁾

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
0180h			
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h		ł	
0194h		ł	
0195h		ł	
0196h		1	
0197h		1	
0198h		1	
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A3h			
01A5h			
01A6h			
01A01			
01A8h			
01A9h			
01A9n 01AAh			
01AAn 01ABh			
01ABh 01ACh			
01ACh 01ADh			
		+	
01AEh		+	
01AFh			
01B0h			
01B1h			
01B2h	Flash Manager Constant Deviation 4	EMD 4	04000000
01B3h	Flash Memory Control Register 4	FMR4	0100000b
01B4h	Flash Manage Constant Devictor 4		40000001/6
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h		EMD0	00000004
01B7h	Flash Memory Control Register 0	FMR0	0000001b
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BEh			

OFS

(Note 2)

Table 4.7SFR Information (7)⁽¹⁾

FFFFh Option Function Select Register

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

5. Resets

The following resets are implemented: hardware reset, power-on reset, voltage monitor 0 reset (for N, D version only), voltage monitor 1 reset, voltage monitor 2 reset, watchdog timer reset, and software reset. Table 5.1 lists the Reset Names and Sources. Figure 5.1 shows the Block Diagram of Reset Circuit (N, D Version), and Figure 5.2 shows the Block Diagram of Reset Circuit (J, K Version).

Table 5.1 Reset Names and Sources

Reset Name	Source
Hardware reset	Input voltage of RESET pin is held "L"
Power-on reset	VCC rises
Voltage monitor 0 reset ⁽¹⁾	VCC falls (monitor voltage: Vdet0)
Voltage monitor 1 reset	VCC falls (monitor voltage: Vdet1)
Voltage monitor 2 reset	VCC falls (monitor voltage: Vdet2)
Watchdog timer reset	Underflow of watchdog timer
Software reset	Write 1 to PM03 bit in PM0 register

NOTE:

1. For N, D version only.




Figure 5.1 Block Diagram of Reset Circuit (N, D Version)





Figure 5.2 Block Diagram of Reset Circuit (J, K Version)

Table 5.2

Table 5.2 shows the Pin Functions while RESET Pin Level is "L", Figure 5.3 shows the CPU Register Status after Reset, Figure 5.4 shows the Reset Sequence, and Figure 5.5 shows the OFS Register.

Pin Name	Pin Functions
P0, P1	Input port
P3_1, P3_3 to P3_7	Input port
P4_2, P4_5 to P4_7	Input port
P5_3, P5_4	Input port

Pin Functions while RESET Pin Level is "L"







Figure 5.3 **CPU Register Status after Reset**



7 b6 t	b5 b4 b3	3 b2 b1 b0	Symbol	Address	When Shipping	
			OFS Bit Symbol	0FFFFh Bit Name	FFh ⁽³⁾ Function	RW
			WDTON	Watchdog timer start select bit	0 : Starts w atchdog timer automatically after reset 1 : Watchdog timer is inactive after reset	RW
			(b1)	Reserved bit	Set to 1.	RW
			ROMCR	ROM code protect disabled bit	0 : ROM code protect disabled 1 : ROMCP1 enabled	RW
			ROMCP1	ROM code protect bit	0 : ROM code protect enabled 1 : ROM code protect disabled	RW
			(b4)	Reserved bit	Set to 1.	RW
			LV DOON	Voltage detection 0 circuit start bit ^(2, 4)	 0 : Voltage monitor 0 reset enabled after hardw are reset 1 : Voltage monitor 0 reset disabled after hardw are reset 	RW
			LVD10N	Voltage detection 1 circuit start bit ^(5, 6)	 0 : Voltage monitor 1 reset enabled after hardw are reset 1 : Voltage monitor 1 reset disabled after hardw are reset 	RW
			CSPROINI	Count source protect mode after reset select bit	0 : Count source protect mode enabled after reset 1 : Count source protect mode disabled after reset	RW

- 1. The OFS register is on the flash memory. Write to the OFS register with a program. After writing is completed, do not write additions to the OFS register.
- 2. The LVD0ON bit setting is valid only by a hardw are reset. To use the pow er-on reset, set the LVD0ON bit to 0 (voltage monitor 0 reset enabled after hardw are reset).
- 3. If the block including the OFS register is erased, FFh is set to the OFS register.
- 4. For N, D version only. For J, K version, set the LVD0ON bit to 1 (voltage monitor 0 reset disabled after hardw are reset).
- 5. The LVD1ON bit setting is valid only by a hardw are reset. When the pow er-on reset function is used, set the LVD1ON bit to 0 (voltage monitor 1 reset enabled after hardw are reset).
- 6. For J, K version only. For N, D version, set the LVD1ON bit to 1 (voltage monitor 1 reset disabled after hardw are reset).

Figure 5.5 OFS Register

5.1 Hardware Reset

A reset is applied using the $\overline{\text{RESET}}$ pin. When an "L" signal is applied to the $\overline{\text{RESET}}$ pin while the supply voltage meets the recommended operating conditions, pins, CPU, and SFRs are all reset (refer to **Table 5.2 Pin Functions** while **RESET Pin Level is "L"**). When the input level applied to the **RESET** pin changes from "L" to "H", a program is executed beginning with the address indicated by the reset vector. After reset, the low-speed on-chip oscillator clock divided by 8 is automatically selected as the CPU clock.

Refer to 4. Special Function Registers (SFRs) for the state of the SFRs after reset.

The internal RAM is not reset. If the **RESET** pin is pulled "L" while writing to the internal RAM is in progress, the contents of internal RAM will be undefined.

Figure 5.6 shows an Example of Hardware Reset Circuit and Operation and Figure 5.7 shows an Example of Hardware Reset Circuit (Usage Example of External Supply Voltage Detection Circuit) and Operation.

5.1.1 When Power Supply is Stable

- (1) Apply "L" to the $\overline{\text{RESET}}$ pin.
- (2) Wait for $10 \,\mu s$ or more.
- (3) Apply "H" to the $\overline{\text{RESET}}$ pin.

5.1.2 Power On

- (1) Apply "L" to the $\overline{\text{RESET}}$ pin.
- (2) Let the supply voltage increase until it meets the recommended operating conditions.
- (3) Wait for td(P-R) or more to allow the internal power supply to stabilize (refer to **20. Electrical Characteristics**).
- (4) Wait for 10 μ s or more.
- (5) Apply "H" to the $\overline{\text{RESET}}$ pin.




Figure 5.6 Example of Hardware Reset Circuit and Operation




Figure 5.7 Example of Hardware Reset Circuit (Usage Example of External Supply Voltage Detection Circuit) and Operation


5.2 Power-On Reset Function

When the $\overline{\text{RESET}}$ pin is connected to the VCC pin via a pull-up resistor, and the VCC pin voltage level rises while the rise gradient is trth or more, the power-on reset function is enabled and the MCU resets its pins, CPU, and SFR. When a capacitor is connected to the $\overline{\text{RESET}}$ pin, too, always keep the voltage to the $\overline{\text{RESET}}$ pin 0.8VCC or more. When the input voltage to the VCC pin reaches theVdet0 (Vdet1 for J, K version) level or above, the low-speed onchip oscillator clock starts counting. When the low-speed on-chip oscillator clock count reaches 32, the internal reset signal is held "H" and the MCU enters the reset sequence (refer to **Figure 5.4**). The low-speed on-chip oscillator clock divided by 8 is automatically selected as the CPU clock after reset.

Refer to 4. Special Function Registers (SFRs) for the states of the SFR after power-on reset.

The voltage monitor 0 reset is enabled after power-on reset.

Figure 5.8 and Figure 5.9 shows the Example of Power-On Reset Circuit and Operation.





Example of Power-On Reset Circuit and Operation (N, D version)




Figure 5.9 Example of Power-On Reset Circuit and Operation (J, K version)

5.3 Voltage Monitor 0 Reset (N, D Version)

A reset is applied using the on-chip voltage detection 0 circuit. The voltage detection 0 circuit monitors the input voltage to the VCC pin. The voltage to monitor is Vdet0.

When the input voltage to the VCC pin reaches the Vdet0 level or below, the pins, CPU, and SFR are reset.

When the input voltage to the VCC pin reaches the Vdet0 level or above, the low-speed on-chip oscillator clock start counting. When the low-speed on-chip oscillator clock count reaches 32, the internal reset signal is held "H" and the MCU enters the reset sequence (refer to **Figure 5.4**). The low-speed on-chip oscillator clock divided by 8 is automatically selected as the CPU clock after reset.

The LVD0ON bit in the OFS register can be used to enable or disable voltage monitor 0 reset after a hardware reset. Setting the LVD0ON bit is only valid after a hardware reset.

To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.

The LVD0ON bit cannot be changed by a program. To set the LVD0ON bit, write 0 (voltage monitor 0 reset enabled after hardware reset) or 1 (voltage monitor 0 reset disabled after hardware reset) to bit 5 of address 0FFFFh using a flash programmer.

Refer to Figure 5.5 OFS Register for details of the OFS register.

Refer to 4. Special Function Registers (SFRs) for the status of the SFR after voltage monitor 0 reset.

The internal RAM is not reset. When the input voltage to the VCC pin reaches the Vdet0 level or below while writing to the internal RAM is in progress, the contents of internal RAM are undefined.

Refer to 6. Voltage Detection Circuit for details of voltage monitor 0 reset.

5.4 Voltage Monitor 1 Reset (N, D Version)

A reset is applied using the on-chip voltage detection 1 circuit. The voltage detection 1 circuit monitors the input voltage to the VCC pin. The voltage to monitor is Vdet1.

When the input voltage to the VCC pin drops the Vdet1 level or below, the pins, CPU, and SFR are reset and a program is executed beginning with the address indicated by the reset vector. After reset, the low-speed on-chip oscillator clock divided by 8 is automatically selected as the CPU clock.

The voltage monitor 1 does not reset some portions of the SFR. Refer to **4. Special Function Registers (SFRs)** for details.

The internal RAM is not reset. When the input voltage to the VCC pin reaches the Vdet1 level or below while writing to the internal RAM is in progress, the contents of internal RAM are undefined.

Refer to 6. Voltage Detection Circuit for details of voltage monitor 1 reset.

5.5 Voltage Monitor 1 Reset (J, K Version)

A reset is applied using the on-chip voltage detection 1 circuit. The voltage detection 1 circuit monitors the input voltage to the VCC pin. The voltage to monitor is Vdet1.

When the input voltage to the VCC pin reaches the Vdet1 level or below, the pins, CPU, and SFR are reset.

When the input voltage to the VCC pin reaches the Vdet1 level or above, the low-speed on-chip oscillator clock start counting. When the low-speed on-chip oscillator clock count reaches 32, the internal reset signal is held "H" and the MCU enters the reset sequence (refer to **Figure 5.4**). The low-speed on-chip oscillator clock divided by 8 is automatically selected as the CPU clock after reset.

The LVD1ON bit in the OFS register can be used to enable or disable voltage monitor 1 reset. Setting the LVD1ON bit is only valid after a hardware reset.

To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0, the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.

The LVD1ON bit cannot be changed by a program. To set the LVD1ON bit, write 0 (voltage monitor 1 reset enabled after hardware reset) or 1 (voltage monitor 1 reset disabled after hardware reset) to bit 6 of address 0FFFFh using a flash programmer.

Refer to Figure 5.5 OFS Register for details of the OFS register.

Refer to 4. Special Function Registers (SFRs) for the status of the SFR after voltage monitor 1 reset.

The internal RAM is not reset. When the input voltage to the VCC pin reaches the Vdet1 level or below while writing to the internal RAM is in progress, the contents of internal RAM are undefined.

Refer to 6. Voltage Detection Circuit for details of voltage monitor 1 reset.

A reset is applied using the on-chip voltage detection 2 circuit. The voltage detection 2 circuit monitors the input voltage to the VCC pin. The voltage monitored is Vdet2.

When the input voltage to the VCC pin drops the Vdet2 level or below, the pins, CPU, and SFR are reset and the program beginning with the address indicated by the reset vector is executed. After reset, the low-speed on-chip oscillator clock divided by 8 is automatically selected as the CPU clock.

The voltage monitor 2 does not reset some SFRs. Refer to 4. Special Function Registers (SFRs) for details.

The internal RAM is not reset. When the input voltage to the VCC pin reaches the Vdet2 level or below while writing to the internal RAM is in progress, the contents of internal RAM are undefined.

Refer to 6. Voltage Detection Circuit for details of voltage monitor 2 reset.

5.7 Watchdog Timer Reset

When the PM12 bit in the PM1 register is set to 1 (reset when watchdog timer underflows), the MCU resets its pins, CPU, and SFR if the watchdog timer underflows. Then the program beginning with the address indicated by the reset vector is executed. After reset, the low-speed on-chip oscillator clock divided by 8 is automatically selected as the CPU clock.

The watchdog timer reset does not reset some SFRs. Refer to **4. Special Function Registers (SFRs)** for details. The internal RAM is not reset. When the watchdog timer underflows, the contents of internal RAM are undefined. Refer to **13. Watchdog Timer** for details of the watchdog timer.

5.8 Software Reset

When the PM03 bit in the PM0 register is set to 1 (MCU reset), the MCU resets its pins, CPU, and SFR. The program beginning with the address indicated by the reset vector is executed. After reset, the low-speed on-chip oscillator clock divided by 8 is automatically selected for the CPU clock.

The software reset does not reset some SFRs. Refer to **4. Special Function Registers (SFRs)** for details. The internal RAM is not reset.

6. Voltage Detection Circuit

The voltage detection circuit monitors the input voltage to the VCC pin. This circuit can be used to monitor the VCC input voltage by a program. Alternately, voltage monitor 0 reset (for N, D version only), voltage monitor 1 interrupt (for N, D version only), voltage monitor 1 reset, voltage monitor 2 interrupt, and voltage monitor 2 reset can also be used.

Table 6.1 lists the Specifications of Voltage Detection Circuit (N, D version) and Table 6.2 lists the Specifications of Voltage Detection Circuit (J, K Version). Figures 6.1 to 6.6 show the Block Diagrams. Figures 6.7 to 6.12 show the associated registers.

	Item	Voltage Detection 0	Voltage Detection 1	Voltage Detection 2
VCC Monitor	Voltage to monitor	Vdet0	Vdet1	Vdet2
	Detection target	Whether passing through Vdet0 by rising or falling	Passing through Vdet1 by rising or falling	Passing through Vdet2 by rising or falling
	Monitor	None	VW1C3 bit in VW1C register	VCA13 bit in VCA1 register
			Whether VCC is higher or lower than Vdet1	Whether VCC is higher or lower than Vdet2
Process	Reset	Voltage monitor 0 reset	Voltage monitor 1 reset	Voltage monitor 2 reset
When Voltage is Detected		Reset at Vdet0 > VCC; restart CPU operation at VCC > Vdet0	Reset at Vdet1 > VCC; restart CPU operation after a specified time	Reset at Vdet2 > VCC; restart CPU operation after a specified time
	Interrupt	None	Voltage monitor 1 interrupt	Voltage monitor 2 interrupt
			Interrupt request at Vdet1 > VCC and VCC > Vdet1 when digital filter is enabled; interrupt request at Vdet1 > VCC or VCC > Vdet1 when digital filter is disabled	Interrupt request at Vdet2 > VCC and VCC > Vdet2 when digital filter is enabled; interrupt request at Vdet2 > VCC or VCC > Vdet2 when digital filter is disabled
Digital Filter	Switch enabled/disabled	Available	Available	Available
	Sampling time	(Divide-by-n of fOCO-S) × 4 n: 1, 2, 4, and 8	(Divide-by-n of fOCO-S) × 4 n: 1, 2, 4, and 8	(Divide-by-n of fOCO-S) × 4 n: 1, 2, 4, and 8

Table 6.1 Specifications of Voltage Detection Circuit (N, D version)

	Item	Voltage Detection 1	Voltage Detection 2
VCC Monitor	Voltage to monitor	Vdet1	Vdet2
	Detection target	Whether passing through Vdet1 by rising or falling	Passing through Vdet2 by rising or falling
	Monitor	None	VCA13 bit in VCA1 register
			Whether VCC is higher or lower than Vdet2
Process	Reset	Voltage monitor 1 reset	Voltage monitor 2 reset
When Voltage is Detected		Reset at Vdet1 > VCC; restart CPU operation at VCC > Vdet1	Reset at Vdet2 > VCC; restart CPU operation after a specified time
	Interrupt	None	Voltage monitor 2 interrupt
			Interrupt request at Vdet2 > VCC and VCC > Vdet2 when digital filter is enabled; interrupt request at Vdet2 > VCC or VCC > Vdet2 when digital filter is disabled
Digital Filter	Switch enabled/disabled	Available	Available
	Sampling time	(Divide-by-n of fOCO-S) × 4 n: 1, 2, 4, and 8	(Divide-by-n of fOCO-S) × 4 n: 1, 2, 4, and 8

Table 6.2 Specifications of Voltage Detection Circuit (J, K Version)




Figure 6.1 Block I

Block Diagram of Voltage Detection Circuit (N, D version)




Figure 6.2 Block Diagram of Voltage Detection Circuit (J, K version)




Figure 6.3 Block Diagram of Voltage Monitor 0 Reset Generation Circuit (For N, D Version Only)




Figure 6.4 Block Diagram of Voltage Monitor 1 Interrupt/Reset Generation Circuit (N, D version)




Figure 6.5 Block Diagram of Voltage Monitor 1 Reset Generation Circuit (J, K version)




Figure 6.6 Block Diagram of Voltage Monitor 2 Interrupt/Reset Generation Circuit

Voltage	De	etec	tion I	Register 1			
b7 b6 b5	1		ы ы 00	Symbol VCA1	Address 0031h	After Reset ⁽²⁾ 00001000b	
				Bit Symbol	Bit Name	Function	RW
				 (b2-b0)	Reserved bits	Set to 0.	RW
				VCA13	Voltage detection 2 signal monitor flag ⁽¹⁾	0 : VCC < Vdet2 1 : VCC ≥ Vdet2 or voltage detection 2 circuit disabled	RO
				 (b7-b4)	Reserved bits	Set to 0.	RW

NOTES:

- The VCA13 bit is enabled when the VCA27 bit in the VCA2 register is set to 1 (voltage detection 2 circuit enabled). The VCA13 bit is set to 1 (VCC ≥ Vdet 2) when the VCA27 bit in the VCA2 register is set to 0 (voltage detection 2 circuit disabled).
- 2. The softw are reset, watchdog timer reset, voltage monitor 1 reset, and voltage monitor 2 reset do not affect this register.

Voltage Detection Register 2⁽¹⁾ (N, D Version)

bī	' b6	b5 b4	4 b3	b2	b1 b	0					
		0	0 0	0	0		Symbol	Address	After Reset ⁽⁵⁾		
	T						VCA2	0032h	Pow er-on reset, voltage monitor 0 reset or LVD00N bit in the OFS register is	: 00h : 00100000	h
							Bit Symbol	Bit Name	Function		RW
							VCA20	Internal pow er low consumption enable bit ⁽⁶⁾	0 : Disables low consumption 1 : Enables low consumption		RW
		[(b4-b1)	Reserved bits	Set to 0.		RW
							VCA25	Voltage detection 0 enable bit ⁽²⁾	0 : Voltage detection 0 circuit disabled 1 : Voltage detection 0 circuit enabled		RW
	L						VCA26	Voltage detection 1 enable bit ⁽³⁾	0 : Voltage detection 1 circuit disabled 1 : Voltage detection 1 circuit enabled		RW
L							VCA27	Voltage detection 2 enable bit ⁽⁴⁾	0 : Voltage detection 2 circuit disabled 1 : Voltage detection 2 circuit enabled		RW

NOTES:

- 1. Set the PRC3 bit in the PRCR register to 1 (write enable) before writing to the VCA2 register.
- 2. To use the voltage monitor 0 reset, set the VCA25 bit to 1.
- After the VCA25 bit is set to 1 from 0, the voltage detection circuit waits for td(E-A) to elapse before starting operation.
- 3. To use the voltage monitor 1 interrupt/reset or the VW1C3 bit in the VW1C register, set the VCA26 bit to 1. After the VCA26 bit is set to 1 from 0, the voltage detection circuit waits for td(E-A) to elapse before starting operation.
- To use the voltage monitor 2 interrupt/reset or the VCA13 bit in the VCA1 register, set the VCA27 bit to 1. After the VCA27 bit is set to 1 from 0, the voltage detection circuit waits for td(E-A) to elapse before starting operation.
- 5. Software reset, watchdog timer reset, voltage monitor 1 reset, and voltage monitor 2 reset do not affect this register.
- 6. Use the VCA20 bit only when entering to wait mode. To set the VCA20 bit, follow the procedure shown in Figure 10.10 Procedure for Enabling Reduced Internal Power Consumption Using VCA20 bit.

Figure 6.7 Registers VCA1 and VCA2 (N, D version)




Figure 6.8 VCA2 Register (J, K Version)

0 0	Symbol	Address	After Reset ⁽²⁾	
			The LVD0ON bit in the OFS register is set to 1 and hardware reset : 0000X00 Pow er-on reset, voltage monitor 0 reset or LVD0ON bit in the OFS register is set	0b
	VW0C	0038h	to 0, and hardw are reset : 0100X00	1b
	Bit Symbol	Bit Name	Function	RW
╽╽╎╎└	VW0C0	Voltage monitor 0 reset enable bit ⁽³⁾	0 : Disable 1 : Enable	RW
	VW0C1	Voltage monitor 0 digital filter disable mode select bit	 0 : Digital filter enabled mode (digital filter circuit enabled) 1 : Digital filter disabled mode (digital filter circuit disabled) 	RW
	VW0C2	Reserved bit	Set to 0.	RW
	(b3)	Reserved bit	When read, the content is undefined.	RO
	- VW0F0	Sampling clock select bits	^{b5 b4} 0 0 : fOCO-S divided by 1 0 1 : fOCO-S divided by 2	RW
	VW0F1		1 0 : fOCO-S divided by 4 1 1 : fOCO-S divided by 8	RW
	VW0C6	Voltage monitor 0 circuit mode select bit	When the VW0C0 bit is set to 1 (voltage monitor 0 reset enabled), set to 1.	RW
	VW0C7	Voltage monitor 0 reset generation condition select bit ⁽⁴⁾	When the VW0C1 bit is set to 1 (digital filter disabled mode), set to 1.	RW

2. The value remains unchanged after a softw are reset, w atchdog timer reset, voltage monitor 1 reset, and voltage monitor 2 reset.

3. The VW0C0 bit is enabled when the VCA25 bit in the VCA2 register is set to 1 (voltage detection 0 circuit enabled). Set the VW0C0 bit to 0 (disable), when the VCA25 bit is set to 0 (voltage detection 0 circuit disabled).

4. The VW0C7 bit is enabled when the VW0C1 bit set to 1 (digital filter disabled mode).

Figure 6.9 VW0C Register (For N, D Version Only)

4 b3 b2 b1 b0	Symbol VW1C	Address 0036h	After Reset ⁽⁸⁾ 00001000b	
1	Bit Symbol	Bit Name	Function	RV
	VW1C0	Voltage monitor 1 interrupt/reset enable bit ⁽⁶⁾	0 : Disable 1 : Enable	RV
	VW1C1	Voltage monitor 1 digital filter disable mode select bit ⁽²⁾	 0 : Digital filter enabled mode (digital filter circuit enabled) 1 : Digital filter disabled mode (digital filter circuit disabled) 	RV
	VW1C2	Voltage change detection flag ^(3, 4, 8)	0 : Not detected 1 : Vdet1 pass detected	RV
	VW1C3	Voltage detection 1 signal monitor flag ^(3, 8)	 0 : VCC < Vdet1 1 : VCC ≥ Vdet1 or voltage detection 1 circuit disabled 	RC
	VW1F0	1 0	^{b5 b4} 0 0 : fOCO-S divided by 1 0 1 : fOCO-S divided by 2	RV
	VW1F1		1 0 : fOCO-S divided by 4 1 1 : fOCO-S divided by 8	RV
	VW1C6	Voltage monitor 1 circuit mode select bit ⁽⁵⁾	0 : Voltage monitor 1 interrupt mode 1 : Voltage monitor 1 reset mode	RV
	VW1C7	Voltage monitor 1 interrupt/reset generation condition select bit ^(7,9)	0 : When VCC reaches Vdet1 or above 1 : When VCC reaches Vdet1 or below	RV

- 1. Set the PRC3 bit in the PRCR register to 1 (rew rite enable) before w riting to the VW1C register.
- To use the voltage monitor 1 interrupt to exit stop mode and to return again, write 0 to the VW1C1 bit before writing
 1.
- 3. Bits VW1C2 and VW1C3 are enabled when the VCA26 bit in the VCA2 register is set to 1 (voltage detection 1 circuit enabled).
- 4. Set this bit to 0 by a program. When 0 is written by a program, it is set to 0 (and remains unchanged even if 1 is written to it).
- 5. The VW1C6 bit is enabled when the VW1C0 bit is set to 1 (voltage monitor 1 interrupt/enabled reset).
- The VW1C0 bit is enabled when the VCA26 bit in the VCA2 register is set to 1 (voltage detection 1 circuit enabled). Set the VW1C0 bit to 0 (disable) when the VCA26 bit is set to 0 (voltage detection 1 circuit disabled).
- 7. The VW1C7 bit is enabled when the VW1C1 bit is set to 1 (digital filter disabled mode).
- 8. Bits VW1C2 and VW1C3 remain unchanged after a softw are reset, w atchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset.
- 9. When the VW1C6 bit is set to 1 (voltage monitor 1 reset mode), set the VW1C7 bit to 1 (when VCC reaches Vdet1 or below). (Do not set to 0.)



	Symbol	Address	After Reset ⁽⁶⁾ The LVD1ON bit in the OFS register is set to 1 and hardware reset : 0000X000 Pow er-on reset, voltage monitor 1 reset or LVD1ON bit in the OFS register is set)b
	VW1C	0036h	to 0, and hardw are reset : 0100X007	lb
	Bit Symbol	Bit Name	Function	RW
╽╽╽╽╽╽└└	VW1C0	Voltage monitor 1 reset enable bit ⁽⁴⁾	0 : Disable 1 : Enable	RW
	VW1C1	Voltage monitor 1 digital filter disable mode select bit ⁽²⁾	 0 : Digital filter enabled mode (digital filter circuit enabled) 1 : Digital filter disabled mode (digital filter circuit disabled) 	RW
	(b2)	Reserved bit	Set to 0.	RW
└──	(b3)	Reserved bit	When read, the content is undefined.	RO
	- VW1F0	Sampling clock select bits	^{b5 b4} 0 0 : fOCO-S divided by 1 0 1 : fOCO-S divided by 2	RW
	VW1F1		1 0 : fOCO-S divided by 4 1 1 : fOCO-S divided by 8	RW
	VW1C6	Voltage monitor 1 circuit mode select bit ⁽³⁾	When the VW1C0 bit is 1(voltage monitor 1 reset enabled), set to 1.	RW
	VW1C7	Voltage monitor 1 reset generation condition select bit ^(5, 7)	When the VW1C1 bit is 1(digital filter disabled mode), set to 1.	RW

- 4. The VW1C0 bit is enabled when the VCA26 bit in the VCA2 register is set to 1 (voltage detection 1 circuit enabled). Set the VW1C0 bit to 0 (disable) when the VCA26 bit is set to 0 (voltage detection 1 circuit disabled).
- 5. The VW1C7 bit is enabled when the VW1C1 bit is set to 1 (digital filter disabled mode).
- 6. Softw are reset, w atchdog timer reset, or voltage monitor 2 reset do not affect this register.
- 7. When the VW1C6 bit is set to 1 (voltage monitor 1 reset mode), set the VW1C7 bit to 1 (when VCC reaches Vdet1 or below). (Do not set to 0.)



	b5 b4 k	o3 b2	b1 b0				
Щ	Щ		Ш	Symbol	Address	After Reset ⁽⁸⁾	
				VW2C	0037h	00h	
				Bit Symbol	Bit Name	Function	RV
				VW2C0	Voltage monitor 2 interrupt/reset enable bit ⁽⁶⁾	0 : Disable 1 : Enable	RV
				VW2C1	Voltage monitor 2 digital filter disable mode select bit ⁽²⁾	 0 : Digital filter enabled mode (digital filter circuit enabled) 1 : Digital filter disabled mode (digital filter circuit disabled) 	RV
				VW2C2	Voltage change detection flag ^(3,4,8)	0 : Not detected 1 : VCC has crossed Vdet2	RV
				VW2C3	WDT detection flag ^(4,8)	0 : Not detected 1 : Detected	RV
				VW2F0	Sampling clock select bits	^{b5 b4} 0 0 : fOCO-S divided by 1 0 1 : fOCO-S divided by 2	RV
				VW2F1		1 0 : fOCO-S divided by 4 1 1 : fOCO-S divided by 8	RV
				VW2C6	Voltage monitor 2 circuit mode select bit ⁽⁵⁾	0 : Voltage monitor 2 interrupt mode 1 : Voltage monitor 2 reset mode	R۱
				VW2C7	Voltage monitor 2 interrupt/reset generation condition select bit ^(7,9)	0 : When VCC reaches Vdet2 or above 1 : When VCC reaches Vdet2 or below	RV
2. 3.	Set To u bit b The enal	ise tl efor VW2 bled) this l	ne volt e w riti 2C2 bi oit to 0	tage monitor 2 ing 1. t is enabled w	hen the VCA27 bit in the VCA2 re	e w riting to the VW2C register. return again, w rite 0 to the VW2C1 egister is set to 1 (voltage detection 2 circuit , it is set to 0 (and remains unchanged even if ?	l is
ч.	The	VW2	2C6 bi	t is enabled w	hen the VW2C0 bit is set to 1 (vo	ltage monitor 2 interrupt/enables reset).	
						egister is set to 1 (voltage detection 2 circuit it is set to 0 (voltage detection 2 circuit disable	d).
5.	Cha	VW	2C7 bi	t is enabled w	hen the VW2C1 bit is set to 1 (dig	ital filter disabled mode).	
5. 6.			2C2 ar		•	reset, watchdog timer reset, voltage monitor 1	reset
5. 6. 7.	The Bits		versi	on only), or vo	oltage monitor 2 reset.		

Figure 6.12 VW2C Register

6.1 VCC Input Voltage

6.1.1 Monitoring Vdet0

Vdet0 cannot be monitored.

6.1.2 Monitoring Vdet1

Set the VCA26 bit in the VCA2 register to 1 (voltage detection 1 circuit enabled). After td(E-A) has elapsed (refer to **20. Electrical Characteristics**), Vdet1 can be monitored by the VW1C3 bit in the VW1C register.

6.1.3 Monitoring Vdet2

Set the VCA27 bit in the VCA2 register to 1 (voltage detection 2 circuit enabled). After td(E-A) has elapsed (refer to **20. Electrical Characteristics**), Vdet2 can be monitored by the VCA13 bit in the VCA1 register.

6.2 Voltage Monitor 0 Reset (For N, D Version Only)

Table 6.3 lists the Procedure for Setting Bits Associated with Voltage Monitor Reset and Figure 6.13 shows an Example of Voltage Monitor 0 Reset Operation. To use the voltage monitor 0 reset to exit stop mode, set the VW0C1 bit in the VW0C register to 1 (digital filter disabled).

Step	When Using Digital Filter	When Not Using Digital Filter			
1	Set the VCA25 bit in the VCA2 register to 1 (voltage detection 0 circuit enabled)				
2	Wait for td(E-A)				
3	Select the sampling clock of the digital filter by the VW0F0 to VW0F1 bits in the VW0C register	Set the VW0C7 bit in the VW0C register to 1			
4(1)	Set the VW0C1 bit in the VW0C register to 0 (digital filter enabled)	Set the VW0C1 bit in the VW0C register to 1 (digital filter disabled)			
5(1)	Set the VW0C6 bit in the VW0C register to	1 (voltage monitor 0 reset mode)			
6	Set the VW0C2 bit in the VW0C register to	0			
7	Set the CM14 bit in the CM1 register to 0 (low-speed on-chip oscillator on)	-			
8	Wait for 4 cycles of the sampling clock of the digital filter	– (No wait time required)			
9	Set the VW0C0 bit in the VW0C register to	1 (voltage monitor 0 reset enabled)			

 Table 6.3
 Procedure for Setting Bits Associated with Voltage Monitor Reset

NOTE:

1. When the VW0C0 bit is set to 0, steps 3, 4, and 5 can be executed simultaneously (with 1 instruction).




Figure 6.13 Example of Voltage Monitor 0 Reset Operation

6.3 Voltage Monitor 1 Interrupt and Voltage Monitor 1 Reset (N, D Version)

Table 6.4 lists the Procedure for Setting Bits Associated with Voltage Monitor 1 Interrupt and Reset. Figure 6.14 shows an Example of Voltage Monitor 1 Interrupt and Voltage Monitor 1 Reset Operation (N, D Version). To use the voltage monitor 1 interrupt or voltage monitor 1 reset to exit stop mode, set the VW1C1 bit in the VW1C register to 1 (digital filter disabled).

		•	-	•	
	When Using	Digital Filter	When Not Usi	ng Digital Filter	
Step	Voltage Monitor 1	Voltage Monitor 1	Voltage Monitor 1	Voltage Monitor 1	
	Interrupt	Reset	Interrupt	Reset	
1	Set the VCA26 bit in t	he VCA2 register to 1 (v	voltage detection 1 circ	uit enabled)	
2	Wait for td(E-A)				
	Select the sampling cl	ock of the digital filter	Select the timing of the	e interrupt and reset	
3	by the VW1F0 to VW1	F1 bits in the VW1C	request by the VW1C2	7 bit in the VW1C	
	register		register ⁽¹⁾		
4(2)	Set the VW1C1 bit in t	he VW1C register to 0	Set the VW1C1 bit in the VW1C register to 1		
4(2)	(digital filter enabled)		(digital filter disabled)		
5(2)	Set the VW1C6 bit in	Set the VW1C6 bit in	Set the VW1C6 bit in	Set the VW1C6 bit in	
	the VW1C register to	the VW1C register to	the VW1C register to	the VW1C register to	
	0 (voltage monitor 1	1 (voltage monitor 1	0 (voltage monitor 1	1 (voltage monitor 1	
	interrupt mode)	reset mode)	interrupt mode)	reset mode)	
6	Set the VW1C2 bit in t	the VW1C register to 0	(passing of Vdet1 is no	t detected)	
7	Set the CM14 bit in the	e CM1 register to 0	-		
	(low-speed on-chip os	cillator on)			
8	Wait for 4 cycles of the	e sampling clock of the	- (No wait time require	ed)	
	digital filter				
9	Set the VW1C0 bit in t	the VW1C register to 1	(voltage monitor 1 inter	rupt/reset enabled)	


Table 6.4 Procedure for Setting Bits Associated with Voltage Monitor 1 Interrupt and Reset

NOTES:

1. Set the VW1C7 bit to 1 (when VCC reaches Vdet1 or below) for the voltage monitor 1 reset.

2. When the VW1C0 bit is set to 0, steps 3, 4, and 5 can be executed simultaneously (with 1 instruction).

R8C/26 Group, R8C/27 Group



Version)

6.4 Voltage Monitor 1 Reset (J, K Version)

Table 6.5 lists the Procedure for Setting Bits Associated with Voltage Monitor 1 Reset. Figure 6.15 shows an Example of Voltage Monitor 1 Reset Operation (J, K Version). To use the voltage monitor 1 reset to exit stop mode, set the VW1C1 bit in the VW1C register to 1 (digital filter disabled).

Table 6.5	Procedure for Setting Bits	Associated with Voltage Monitor 1 Reset
-----------	-----------------------------------	---

Step	When Using Digital Filter	When Not Using Digital Filter				
1	Set the VCA26 bit in the VCA2 register to 1 (voltage detection 1 circuit enabled)					
2	Wait for td(E-A)					
3	Select the sampling clock of the digital filter by the VW1F0 to VW1F1 bits in the VW1C register	Set the VW1C7 bit in the VW1C register to 1				
4(1)	Set the VW1C1 bit in the VW1C register to 0 (digital filter enabled)	Set the VW1C1 bit in the VW1C register to 1 (digital filter disabled)				
5(1)	Set the VW1C6 bit in the VW1C register to 1	(voltage monitor 1 reset mode)				
6	Set the VW1C2 bit in the VW1C register to 0					
7	Set the CM14 bit in the CM1 register to 0 (low-speed on-chip oscillator on)	-				
8	Wait for 4 cycles of the sampling clock of the digital filter	 – (No wait time required) 				
9	Set the VW1C0 bit in the VW1C register to 1	(voltage monitor 1 reset enabled)				

NOTE:

1. When the VW1C0 bit is set to 0, steps 3, 4, and 5 can be executed simultaneously (with 1 instruction).




Figure 6.15 Example of Voltage Monitor 1 Reset Operation (J, K Version)

6.5 Voltage Monitor 2 Interrupt and Voltage Monitor 2 Reset

Table 6.6 lists the Procedure for Setting Bits Associated with Voltage Monitor 2 Interrupt and Reset. Figure 6.16 shows an Example of Voltage Monitor 2 Interrupt and Voltage Monitor 2 Reset Operation. To use the voltage monitor 2 interrupt or voltage monitor 2 reset to exit stop mode, set the VW2C1 bit in the VW2C register to 1 (digital filter disabled).

		•	•	•	
	When Using	Digital Filter	When Not Usi	ng Digital Filter	
Step	Voltage Monitor 2 Voltage Monitor 2		Voltage Monitor 2 Voltage Moni		
	Interrupt	Reset	Interrupt	Reset	
1	Set the VCA27 bit in the	ne VCA2 register to 1 (v	voltage detection 2 circ	uit enabled)	
2	Wait for td(E-A)				
	Select the sampling cl	ock of the digital filter	Select the timing of the	e interrupt and reset	
3	by the VW2F0 to VW2	EF1 bits in the VW2C	request by the VW2C7	7 bit in the VW2C	
	register		register ⁽¹⁾		
4	Set the VW2C1 bit in t	he VW2C register to 0	Set the VW2C1 bit in the VW2C register to 1		
4	(digital filter enabled)		(digital filter disabled)		
5(2)	Set the VW2C6 bit in Set the VW2C6 bit in		Set the VW2C6 bit in	Set the VW2C6 bit in	
	the VW2C register to	the VW2C register to	the VW2C register to	the VW2C register to	
	0 (voltage monitor 2	1 (voltage monitor 2	0 (voltage monitor 2	1 (voltage monitor 2	
	interrupt mode)	reset mode)	interrupt mode)	reset mode)	
6	Set the VW2C2 bit in t	he VW2C register to 0	(passing of Vdet2 is no	t detected)	
7	Set the CM14 bit in the CM1 register to 0		-		
	(low-speed on-chip os	cillator on)			
8	Wait for 4 cycles of the	e sampling clock of the	 – (No wait time require 	ed)	
	digital filter				
9	Set the VW2C0 bit in t	he VW2C register to 1	(voltage monitor 2 inter	rupt/reset enabled)	

NOTES:

1. Set the VW2C7 bit to 1 (when VCC reaches Vdet2 or below) for the voltage monitor 2 reset.

2. When the VW2C0 bit is set to 0, steps 3, 4, and 5 can be executed simultaneously (with 1 instruction).

R8C/26 Group, R8C/27 Group




Figure 6.16 Example of Voltage Monitor 2 Interrupt and Voltage Monitor 2 Reset Operation

7. Programmable I/O Ports

There are 25 programmable Input/Output ports (I/O ports) P0, P1, P3_1, P3_3 to P3_7, P4_5, P5_3, and P5_4. Also, P4_6 and P4_7 can be used as input-only ports if the XIN clock oscillation circuit and XCIN clock oscillation circuit⁽¹⁾ is not used, and the P4_2 can be used as an input-only port if the A/D converter is not used. Table 7.1 lists an Overview of Programmable I/O Ports.

NOTE:

1. The XCIN clock oscillation circuit cannot be used for J, K version.

Ports	I/O	Type of Output	I/O Setting	Internal Pull-Up Resister		
P0, P1	I/O	CMOS3 State	Set per bit	Set every 4 bits ⁽¹⁾		
P3_1, P3_3 to P3_7	I/O	CMOS3 State	Set per bit	Set every 2 bits, 4 bits ⁽¹⁾		
P4_5	I/O	CMOS3 State	Set per bit	Set every bit ⁽¹⁾		
P5_3, P5_4	I/O	CMOS3 State	Set per bit	Set every bit ⁽¹⁾		
P4_2 ⁽²⁾ P4_6, P4_7 ⁽³⁾	Ι	(No output function)	None	None		

Table 7.1 Overview of Programmable I/O Ports

NOTES:

- 1. In input mode, whether an internal pull-up resistor is connected or not can be selected by registers PUR0 and PUR1.
- 2. When the A/D converter is not used, this port can be used as the input-only port.
- 3. When the XIN clock oscillation circuit and XCIN clock oscillation circuit (for N, D version only) is not used, these ports can be used as the input-only ports.

7.1 Functions of Programmable I/O Ports

The PDi_j (j = 0 to 7) bit in the PDi (i = 0, 1, 3 to 5) register controls I/O of the ports P0, P1, P3_1, P3_3 to P3_7, P4_5, P5_3, and P5_4. The Pi register consists of a port latch to hold output data and a circuit to read pin states. Figures 7.1 to 7.6 show the Configurations of Programmable I/O Ports. Table 7.2 lists the Functions of Programmable I/O Ports. Also, Figure 7.8 shows the PDi (i = 0, 1, and 3 to 5) Register. Figure 7.9 shows the Pi (i = 0, 1, and 3 to 5) Register, Figure 7.11 shows the PMR Register, Figure 7.12 shows Registers PUR0 and PUR1, and Figure 7.13 shows the P1DRR Register.

Table 7.2	Functions of Programmable I/O Ports	

Operation When	Value of PDi_j Bit in PDi Register ⁽¹⁾	
Accessing Pi Register	When PDi_j Bit is Set to 0 (Input Mode)	When PDi_j Bit is Set to 1 (Output Mode)
Reading	Read pin input level	Read the port latch
Writing	Write to the port latch	Write to the port latch. The value written to the port latch is output from the pin.

i = 0, 1, 3 to 5, j = 0 to 7

NOTE:

1. Nothing is assigned to bits PD3_0, PD3_2, PD4_0 to PD4_4, PD4_6, and PD4_7.

7.2 Effect on Peripheral Functions

Programmable I/O ports function as I/O ports for peripheral functions (refer to **Table 1.6 Pin Name Information by Pin Number**).

Table 7.3 lists the Setting of PDi_j Bit when Functioning as I/O Ports for Peripheral Functions (i = 0, 1, 3 to 5, j = 0 to 7). Refer to the description of each function for information on how to set peripheral functions.

Table 7.3 Setting of PDi_j Bit when Functioning as I/O Ports for Peripheral Functions (i = 0, 1, 3 to 5, j = 0 to 7)

I/O of Peripheral Functions	PDi_j Bit Settings for Shared Pin Functions
Input	Set this bit to 0 (input mode).
Output	This bit can be set to either 0 or 1 (output regardless of the port setting)

7.3 Pins Other than Programmable I/O Ports

Figure 7.7 shows the Configuration of I/O Pins.






Figure 7.1 Configuration of Programmable I/O Ports (1)








Figure 7.4 Configuration of Programmable I/O Ports (4)




Figure 7.5 Configuration of Programmable I/O Ports (5)









Figure 7.6 Configuration of Programmable I/O Ports (5)



















	Symbol		Address		After Reset		
	PMR	00F8h			00h		
	Bit Symbol	Bit Name				Function	RV
	INT1SEL	INT1 pin select bit			0 : P1_5, P1_7 1 : P3_6		RV
	 (b2-b1)		g is assigned. If read, the conter		et to 0.		
	SSISEL	SSI pin	select bit		0 : P3_3 1 : P1_6		RW
	U1 PINSEL	TXD1 pin sw itch bit ⁽¹⁾			0 : P0_0 1 : P3_6, P3_7		RW
	TXD1SEL	Port/TXD1 pin switch bit ⁽¹⁾			0 : Programmable I/O port 1 : TXD1		
	TXD1EN	TXD1/RXD1 select bit ⁽¹⁾			0 : RXD1 1 : TXD1		
	IICSEL	SSU/	² C bus pin sw it	tch bit	0 : Selects SSU function 1 : Selects PC bus function		
		ected by	using bits U1P	INSEL, TXD1SI	EL and TXD1EN, a	and bits UART1SEL1 and	
UART1SEL0 in PINSR1 Regist UART1SEL1	the PINSR1 re er Pin Fun	egister.	U1PINSEL bit	PMR Register TXD1SEL bit			
1. The UART1 pir UART1SEL0 in PINSR1 Regist	the PINSR1 re er Pin Fun , pit	egister.	U1PINSEL bit		TXD1EN bit		
1. The UART1 pir UART1SEL0 in PINSR1 Regis UART1SEL1	the PINSR1 re er Pin Fun , pit P3_7(T	egister.	U1PINSEL bit				
1. The UART1 pir UART1SEL0 in PINSR1 Regist UART1SEL1 UART1SEL0	the PINSR1 re er Pin Fun , pit	xD1)		TXD1SEL bit	TXD1EN bit		
1. The UART1 pir UART1SEL0 in PINSR1 Regist UART1SEL1 UART1SEL0	the PINSR1 r er Pin Fun , bit P3_7(T P3_7(R	xD1) XD1) XD1)	×	TXD1SEL bit	TXD1EN bit		

×

1

0

×

×

0

x: 0 or 1

Figure 7.11

10b

PMR Register

P3_6(RXD1)

P0_0(TXD1)





Figure 7.12 Registers PUR0 and PUR1



7.4 **Port Setting**

Table 7.4 to Table 7.40 list the port setting.

Table 7.4	Port P0_	_0/AN7/(TXD1)
-----------	----------	---------------

Register	PD0	U1MR				ADC	CON0		Function	
Bit	PD0_0	SMD2	SMD1	SMD0	CH2	CH1	CH0	ADGSEL0	Function	
	0	Х	Х	Х	Х	Х	Х	Х	Input port ^(1, 2)	
	1	Х	Х	Х	Х	Х	Х	Х	Output port ⁽¹⁾	
Setting	0	Х	Х	Х	1	1	1	0	A/D converter input (AN7) ⁽¹⁾	
value		0	1							
	х		0	0	х	х	х	x	TXD1 output ^(3, 4)	
^	~	^ 1		1	Λ	~				
			1	0						

X: 0 or 1 NOTES:

1. When the U1PINSEL bit is set to 0 (P0_0) and TXD1SEL bit is set to 1 (TXD1) in the PMR register, set bits SMD2 to SMD0 in the U1MR register to 000b (serial interface disabled).

2. Pulled up by setting the PU00 bit in the PUR0 register to 1.

3. This is enabled when bits UART1SEL1 and UART1SEL0 in the PINSR1 register are set to 00b or 10b, and the U1PINSEL bit is set to 0 (P0_0) and TXD1SEL bit is set to 1 (TXD1) in the PMR register.

4. N-channel open drain output by setting the NCH bit in the U1C0 register to 1.

Table 7.5 Port P0_1/AN6

Register	PD0		ADC	ON0		Function		
Bit	PD0_1	CH2	CH1	CH0	ADGSEL0	Function		
Cotting	0	Х	Х	Х	Х	Input port ⁽¹⁾		
Setting value	1	Х	Х	Х	Х	Output port		
Value	0	1	1	0	0	A/D converter input (AN6)		

X: 0 or 1 NOTE:

1. Pulled up by setting the PU00 bit in the PUR0 register to 1.

Table 7.6 Port P0_2/AN5

Register	PD0		ADC	ON0		Function		
Bit	PD0_2	CH2	CH1	CH0	ADGSEL0	Function		
Cotting	0	Х	Х	Х	Х	Input port ⁽¹⁾		
Setting value	1	Х	Х	Х	Х	Output port		
Value	0	1	0	1	0	A/D converter input (AN5)		

X: 0 or 1 NOTE:

1. Pulled up by setting the PU00 bit in the PUR0 register to 1.

Table 7.7 Port P0_3/AN4

Register	PD0		ADC	ON0		Function	
Bit	PD0_3	CH2	CH1	CH0	ADGSEL0		
Cotting	0	Х	Х	Х	Х	Input port ⁽¹⁾	
Setting value	1	Х	Х	Х	Х	Output port	
Value	0	1	0	0	0	A/D converter input (AN4)	

X: 0 or 1 NOTE:

1. Pulled up by setting the PU00 bit in the PUR0 register to 1.

Register	PD0	TRECR1		ADC	ON0	Function		
Bit	PD0_4	TOENA	CH2	CH1	CH0	ADGSEL0	Function	
	0	0	Х	Х	Х	Х	Input port ⁽¹⁾	
Setting	1	0	Х	Х	Х	Х	Output port	
value	0	0	0	1	1	0	A/D converter input (AN3)	
	Х	1	X X X X				TREO output	

X: 0 or 1 NOTE:

1. Pulled up by setting the PU01 bit in the PUR0 register to 1.

Table 7.9 Port P0_5/AN2/CLK1

Register	PD0		U1I	ИR		ADCON0				Function		
Bit	PD0_5	SMD2	SMD1	SMD0	CKDIR	CH2	CH1	CH0	ADGSEL0	Function		
	0	Other than 001b X X X X X X						Innut nort(1)				
	0	Х	Х	Х	1	Х	Х	Х	Х	Input port ⁽¹⁾		
Setting	1	Oth	ner than 00)1b	Х	Х	Х	Х	Х	Output port		
value	0	Other than 001b			Х	0	1	0	0	A/D converter input (AN2)		
	Х	0	0	1	0	Х	Х	Х	Х	CLK1 output		
	0	Х	Х	Х	1	Х	Х	Х	Х	CLK1 input ⁽¹⁾		

X: 0 or 1

NOTE:

1. Pulled up by setting the PU01 bit in the PUR0 register to 1.

Table 7.10 Port P0_6/AN1

Register	PD0		ADC	ON0		Function		
Bit	PD0_6	CH2	CH1	CH0	ADGSEL0	Function		
Sotting	0	Х	Х	Х	Х	Input port ⁽¹⁾		
Setting value	1	Х	Х	Х	Х	Output port		
Value	0	0	0	1	0	A/D converter input (AN1)		

X: 0 or 1

NOTE:

1. Pulled up by setting the PU01 bit in the PUR0 register to 1.

Table 7.11 Port P0_7/AN0

Register	PD0		ADC	ON0		Function	
Bit	PD0_7	CH2	CH1	CH0	ADGSEL0	Function	
Cotting	0	Х	Х	Х	Х	Input port ⁽¹⁾	
Setting value	1	Х	Х	Х	Х	Output port	
Value	0	0	0	0	0	A/D converter input (AN0)	

X: 0 or 1

NOTE:

1. Pulled up by setting the PU01 bit in the PUR0 register to 1.

Port P1_0/KI0/AN8 Table 7.12

Register	PD1	KIEN		ADC	ON0		Function	
Bit	PD1_0	KI0EN	CH2	CH1	CH0	ADGSEL0	Function	
	0	0	Х	Х	Х	Х	Input port ⁽¹⁾	
Setting	1	0	Х	Х	Х	Х	Output port	
value	0	1	Х	Х	Х	Х	KI0 input ⁽¹⁾	
	0	0	1	0	0	1	A/D converter input (AN8)	

X: 0 or 1 NOTE:

1. Pulled up by setting the PU02 bit in the PUR0 register to 1.

Register	PD1	KIEN	Timer RC Setting		A	CONO		Function
Bit	PD1_1	KI1EN	-	CH2	CH1	CH0	ADGSEL0	FUNCTION
	0	0	Other than TRCIOA usage conditions	Х	Х	Х	Х	Input port ⁽¹⁾
	1	0	Other than TRCIOA usage conditions	Х	Х	Х	Х	Output port
	0	0	Other than TRCIOA usage conditions	1	0	1	1	A/D converter input (AN9)
Setting	0	1	Other than TRCIOA usage conditions	Х	Х	Х	Х	KI1 input ⁽¹⁾
value	х	0	Refer to Table 7.14 TRCIOA Pin Setting	х	х	х	Х	TRCIOA output
	0	0	Refer to Table 7.14 TRCIOA Pin Setting	Х	Х	х	Х	TRCIOA input ⁽¹⁾

Table 7.13 Port P1_1/KI1/AN9/TRCIOA/TRCTRG

X: 0 or 1

NOTE:

1. Pulled up by setting the PU02 bit in the PUR0 register to 1.

Table 7.14 TRCIOA Pin Setting

Register	TRCOER	TRCMR		TRCIOR0			CR2	Function
Bit	EA	PWM2	IOA2	OA2 IOA1 IOA0 TCEG1 TCEG0		Function		
	0	1	0	0	1	Х	Х	Timer waveform output
	0	1	0	1	Х	Х	Х	(output compare function)
C ettin e	0	1	1	х	х	Х	Х	Timer mode (input capture function)
Setting value	1	I	I	^	^	Х	Х	Timer mode (input capture function)
Value	1	0	х	х	х	0	1	
	I	0	^	^	^	1	Х	PWM2 mode TRCTRG input
			Oth		Other than TRCIOA usage conditions			

X: 0 or 1

Table 7.15 Port P1_2/KI2/AN10/TRCIOB

Register	PD1	KIEN	Timer RC Setting		A	DCON)	Function
Bit	PD1_2	KI2EN	-	CH2	CH1	CH0	ADGSEL0	Function
	0	0	Other than TRCIOB usage conditions	Х	Х	Х	Х	Input port ⁽¹⁾
	1	0	Other than TRCIOB usage conditions	Х	Х	Х	Х	Output port
	0	0	Other than TRCIOB usage conditions	1	1	0	1	A/D converter input (AN10)
Setting	0	1	Other than TRCIOB usage conditions	Х	Х	Х	Х	KI2 input ⁽¹⁾
value	Х	0	Refer to Table 7.16 TRCIOB Pin Setting	х	х	х	Х	TRCIOB output
	0	0	Refer to Table 7.16 TRCIOB Pin Setting	х	х	х	Х	TRCIOB input ⁽¹⁾

X: 0 or 1 NOTE:

1. Pulled up by setting the PU02 bit in the PUR0 register to 1.

Table 7.16 TRCIOB Pin Setting

Register	TRCOER	TRC	MR		TRCIOR0		Function
Bit	EB	PWM2	PWMB	IOB2	IOB1	IOB0	Function
	0	0	Х	Х	Х	Х	PWM2 mode waveform output
	0	1	1	Х	Х	Х	PWM mode waveform output
Catting	0	1	0	0	0	1	Timer waveform output (output compare
Setting value	0	I		0	1	Х	function)
value	0	4	0	4	х	х	Timer mode (input conture function)
	1	I	0	1	^	^	Timer mode (input capture function)
			Other that	Other than TRCIOB usage conditions			

X: 0 or 1

Register	PD1	KIEN	Timer RB Setting		A	DCON0		Function
Bit	PD1_3	KI3EN	-	CH2	CH1	CH0	ADGSEL0	FUNCTION
	0	0	Other than TRBO usage conditions	Х	Х	Х	Х	Input port ⁽¹⁾
	1	0	Other than TRBO usage conditions	Х	Х	Х	Х	Output port
Setting	0	0	Other than TRBO usage conditions	1	1	1	1	A/D converter input (AN11)
value	0	1	Other than TRBO usage conditions	Х	Х	Х	Х	KI3 input
	Х	0	Refer to Table 7.18 TRBO Pin Setting	Х	х	Х	Х	TRBO output

Table 7.17 Port P1_3/KI3/AN11/(TRBO)

X: 0 or 1 NOTE:

1. Pulled up by setting the PU02 bit in the PUR0 register to 1.

Table 7.18 TRBO Pin Setting

Register	PINSR2	TRBIOC	TRE	BMR	Function
Bit	TRBOSEL	TOCNT ⁽¹⁾	TMOD1 TMOD0		Function
	1	0	0	1	Programmable waveform generation mode
0	1	0	1 0 P		Programmable one-shot generation mode
Setting value	1	0	1	1	Programmable wait one-shot generation mode
value	1	1	0	1	P1_3 output port
		Other that	an above	Other than TRBO usage conditions	

NOTE:

1. Set the TOCNT bit in the TRBIOC register to 0 in modes except for programmable waveform generation mode.

Table 7.19 Port P1_4/TXD0

Register	PD1		U0MR		Function
Bit	PD1_4	SMD2	SMD1	SMD0	runcuon
	0	0	0	0	Input port ⁽¹⁾
	1	0	0	0	Output port
Setting		0	0	1	
value	Y	1	0	0	TXD0 output ⁽²⁾
	~	1	0	1	
		1	1	0	

X: 0 or 1 NOTES:

1. Pulled up by setting the PU03 bit in the PUR0 register to 1.

2. N-channel open drain output by setting the NCH bit in the U0C0 register to 1.

Register	PD1	TRA	loc		TRAMR		INTEN	
Bit	PD1_5	TIOSEL	TOPCR ⁽³)	TMOD2	TMOD1	TMOD0	INT1EN	Function
		0	Х	Х	Х	Х	Х	
	0	1	1	0	0	1	0	Input port ⁽¹⁾
		1	0	0	0	0	0	
	1	0	Х	Х	Х	Х	Х	Output port
	1	1	0	0	0	0	Х	
Setting		0	Х	Х	Х	Х	Х	RXD0 input ⁽¹⁾
value		1	0	Ot	ther than 00	1b	0	
		1	0	Other	r than 000b,	001b	0	TRAIO input ⁽¹⁾
	0	1	0	0	0	0	1	
		1	1	0	0	1	1	INT1 ⁽²⁾
		1	0	Other	r than 000b,	001b	1	TRAIO input/INT1 ^(1, 2)
	Х	1	0	0	0	1	Х	TRAIO pulse output

Table 7.20 Port P1_5/RXD0/(TRAIO)/(INT1)

X: 0 or 1

NOTES:

1. Pulled up by setting the PU03 bit in the PUR0 register to 1.

2. Set the INT1SEL bit in the PMR register to 0 (P1_5, P1_7).

3. Set the TOPCR bit in the TRAIOC register to 0 in modes except for pulse output mode.

Table 7.21Port P1_6/CLK0/(SSI)

Register	PD1	UOMR				PMR	Clock Synchronous Select (Refer Associatio Communication Me	to Table 16.4 n between	Function ⁽³⁾
Bit	PD1_6	CKDIR	SMD2	SMD1	SMD0	IICSEL	SSI output control	SSI input control	
	0	Х	Х	Х	Х	Х	0	0	Input port ⁽¹⁾
	1	Х	Oth	er than 0	01b	Х	0	0	Output port
Setting	Х	0	0	0	1	Х	0	0	CLK0 output
value	0	1	Х	Х	Х	Х	0	0	CLK0 input ⁽¹⁾
	Х	Х	Х	Х	Х	0	1	0	SSI output ⁽²⁾
	Х	Х	Х	Х	Х	0	0	1	SSI input ^(1, 2)

X: 0 or 1 NOTES:

1. Pulled up by setting the PU03 bit in the PUR0 register to 1.

Set the SSISEL bit in the PMR register to 1 (P1_6).

3. When the SOOS bit is set to 1 (N-channel open drain output) and BIDE bit is set to 0 (standard mode) in the SSMR2 register, this pin is set to N-channel open drain output.

Table 7.22 Port P1_7/TRAIO/INT1

Register	PD1	TR	AIOC	TRAMR			INTEN	Function
Bit	PD1_7	TIOSEL	TOPCR ⁽³⁾	TMOD2	TMOD1	TMOD0	INT1EN	Function
		1	Х	Х	Х	Х	Х	
	0	0	1	0	0	1	0	Input port ⁽¹⁾
		0	0	0	0	0	0	
	1	1	Х	Х	Х	Х	Х	Output port
Setting	I.	0	0	0 0 0		0	Х	
value		0	0	Other	than 000b,	001b	0	TRAIO input ⁽¹⁾
	0	0	0	0	0	0	1	INT1 ⁽²⁾
	0	0	1	0	0	1	1	
		0	0	Other	than 000b,	001b	1	TRAIO input/INT1 ^(1, 2)
	Х	0	0	0	0	1	Х	TRAIO pulse output

X: 0 or 1 NOTES:

1. Pulled up by setting the PU03 bit in the PUR0 register to 1.

2. Set the INT1SEL bit in the PMR register to 0 (P1_5, P1_7).

3. Set the TOPCR bit in the TRAIOC register to 0 in modes except for pulse output mode.

Register	PD3	Timer RB Setting	Function
Bit	PD3_1	-	Function
Catting	0	Other than TRBO usage conditions	Input port ⁽¹⁾
Setting value	1	Other than TRBO usage conditions	Output port
value	Х	Refer to Table 7.24 TRBO Pin Setting	TRBO output

Table 7.23 Port P3_1/TRBO

X: 0 or 1 NOTE:

1. Pulled up by setting the PU06 bit in the PUR0 register to 1.

Table 7.24 TRBO Pin Setting

Register	PINSR2	TRBIOC	TRE	BMR	Function
Bit	TRBOSEL	TOCNT ⁽¹⁾	TMOD1 TMOD0		Function
	0	0	0	1	Programmable waveform generation mode
0 :	0	0	1	0	Programmable one-shot generation mode
Setting value	0	0	1	1	Programmable wait one-shot generation mode
value	0	1	0	1	P3_1 output port
		Other that	an above	Other than TRBO usage conditions	

NOTE:

1. Set the TOCNT bit in the TRBIOC register to 0 in modes except for programmable waveform generation mode.

Table 7.25 Port P3_3/INT3/SSI/TRCCLK

Register	PD3	PMR	Clock Synchronous Serial I/O with Chip Select (Refer to Table 16.4 Association between Communication Modes and I/O Pins.)				INTEN	Function ⁽³⁾		
Bit	PD3_3	IICSEL	SSI output control	SSI input control	TCK2 TCK1 TCK0			INT3EN	1	
	0 X		0	0	Oth	er than 1	01b	0	Input port ⁽¹⁾	
	1	Х	0	0	Oth	er than 1	01b	0	Output port	
Setting	0	Х	0	0	Other than 101b			1	INT3 input ⁽¹⁾	
value	0	Х	0	0	1	0	1	0	TRCCLK input ⁽¹⁾	
	Х		1	0	Oth	er than 1	01b	0	SSI output ⁽²⁾	
	Х	0	0 1		Other than 101b		0	SSI input ⁽²⁾		

X: 0 or 1

NOTES:

1. Pulled up by setting the PU06 bit in the PUR0 register to 1.

2. Set the SSISEL bit in the PMR register to 0 (P3_3).

3. When the SOOS bit is set to 1 (N-channel open drain output) and BIDE bit is set to 0 (standard mode) in the SSMR2 register, this pin is set to N-channel open drain output.

Table 7.26 Port P3_4/SDA/SCS/(TRCIOC)

Register	PD3	PMR	ICCR1	SSMR2		Timer RC setting	Function ⁽²⁾	
Bit	PD3_4	IICSEL	ICE	CSS1	CSS0	-	Function(2)	
0		0	Х	0	0	Other than TRCIOC usage conditions	Ipput port(1)	
	0	1	0	0	0	Other than TRCIOC usage conditions	Input port ⁽¹⁾	
1	1	0	Х	0	0	Other than TRCIOC usage conditions	Output port	
	I	1	0	0	0	Other than TRCIOC usage conditions	Output pon	
Setting	Х	Х	0	0	0	Refer to Table 7.27 TRCIOC Pin Setting	TRCIOC output	
value	0	Х	0	0	0	Refer to Table 7.27 TRCIOC Pin Setting	TRCIOC input ⁽¹⁾	
	Х	0	Х	1	0	Other than TRCIOC usage conditions	SCS output	
	Х	0	Х	1	1	Other than TRCIOC usage conditions	SCS input ⁽¹⁾	
	X 1 1 X X		Other than TRCIOC usage conditions	SDA input/output				

X: 0 or 1 NOTES:

1. Pulled up by setting the PU07 bit in the PUR0 register to 1.

2. N-channel open drain output by setting the CSOS bit in the SSMR2 register to 1 (N-channel open drain output).

Table 7.27	TRCIOC Pin Setting
------------	--------------------

Register	PINSR3	TRCOER	TRO	CMR	TRCIOR1			Function		
Bit	TRCIOCSEL	EC	PWM2	PWMC	IOC2	IOC1	IOC0	Function		
	1	0	1	1	Х	Х	Х	PWM mode waveform output		
	1 0	0	1	0	0	0	1	Timer waveform output (output compare		
Setting	1	0			0	1	Х	function)		
value	1	0	4	0	4	V	х	Timer mode (input capture function)		
	1	1	1	0	I	Х	^			
			Other th	Other than TRCIOC usage conditions						

X: 0 or 1

Table 7.28	Port P3_5/SCL/SSCK/(TRCIOD)
------------	-----------------------------

Register	PD3	PMR	ICCR1	Clock Synchronous Serial I/O with Chip Select (Refer to Table 16.4 Association between Communication Modes and I/O Pins.)		Timer RC setting	Function ⁽²⁾	
Bit	PD3_5	IICSEL	ICE	SSCK output SSCK input control control		-		
	0		х	0	0	Other than TRCIOD usage conditions	. (1)	
	0	1	0	0	0	Other than TRCIOD usage conditions	Input port ⁽¹⁾	
	1	0	х	0	0	Other than TRCIOD usage conditions	Output port	
		1	0	0	0	Other than TRCIOD usage conditions		
Setting value	х	х	0	0	0	Refer to Table 7.29 TRCIOD Pin Setting	TRCIOD output	
	0	х	0	0	0	Refer to Table 7.29 TRCIOD Pin Setting	TRCIOD input ⁽¹⁾	
	х	0	х	1	0	Other than TRCIOD usage conditions	SSCK output ⁽²⁾	
	х	0	х	0	1	Other than TRCIOD usage conditions	SSCK input ⁽¹⁾	
	Х	1	1	Х	Х	Other than TRCIOD usage conditions	SCL input/output	

X: 0 or 1 NOTES:

1. Pulled up by setting the PU07 bit in the PUR0 register to 1.

2. N-channel open drain output by setting the SCKOS bit in the SSMR2 register to 1 (N-channel open drain output).

Table 7.29 TRCIOD Pin Setting

Register	PINSR3	TRCOER	TRC	CMR	TRCIOR1			Function		
Bit	TRCIODSEL	EC	PWM2	PWMD	IOD2	IOD1	IOD0	Function		
	1	0	1 1		Х	Х	Х	PWM mode waveform output		
	1	0	1	0	0	0	1	Timer waveform output (output		
Setting	1	0	1		0	1	Х	compare function)		
value	1	0	1	0		х	х	Timer mode (input capture function)		
	1	1		0	I	^	^			
	Other than above							Other than TRCIOD usage conditions		

X: 0 or 1

Register	PD3	PMR	U1MR			INTEN	Function	
Bit	PD3_6	TXD1EN	SMD2	SMD1	SMD0	INT1EN	Function	
	0	0	Х	Х	Х	0	l = 1, d = 1, d = 1	
	0	Х	0	0	0	0	Input port ⁽¹⁾	
	1	0	Х	Х	Х	0		
	I	X	0	0	0	0	Output port	
0	0	0	Х	Х	Х	1		
Setting value	0	Х	0	0	0	1	INT1 input ^(1, 2)	
value			0	0	1	0		
	х	1	1	0	0	0	TXD1 = trut(3, 4)	
	~	1	1	0	1	0	TXD1 output ^(3, 4)	
			1	1	0	0]	
	0	0	Х	Х	Х	0	RXD1 input ⁽¹⁾	

Table 7.30 Port P3_6/(TXD1)/(RXD1)/(INT1)

X: 0 or 1

NOTES:

1. Pulled up by setting the PU07 bit in the PUR0 register to 1.

2. Set the INT1SEL bit in the PMR register to 1 (P3_6).

3. Set bits UART1SEL1 and UART1SEL0 in the PINSR1 register to 10b.

4. N-channel open drain output by setting the NCH bit in the U1C0 register to 1.

Table 7.31 Port P3_7/TRAO/SSO/RXD1/(TXD1)

Register	PD3	PMR	Clock Synchronous Serial I/O with Chip Select (Refer to Table 16.4 Association between Communication Modes and I/O Pins.)		TRAMR	UART1 setting	Function ⁽³⁾
Bit	PD3_7	IICSEL	SSO output control	SSO input control	TOENA	-	
	0	х	0	0	0	Other than TXD1, RXD1 usage conditions	Input port ⁽¹⁾
	1	х	0	0	0	Other than TXD1, RXD1 usage conditions	Output port
	х	х	0	0	х	Refer to Table 7.32 Port P3_7 UART1 Setting Condition	TXD1 output ⁽⁴⁾
Setting value	0	х	0	0	0	Refer to Table 7.32 Port P3_7 UART1 Setting Condition	RXD1 input ⁽¹⁾
	х	х	0	0	1	Other than TXD1, RXD1 usage conditions	TRAO output
	х	0	1	0	х	Other than TXD1, RXD1 usage conditions	SSO output ⁽²⁾
	х	0	0	1	х	Other than TXD1, RXD1 usage conditions	SSO input ⁽²⁾

X: 0 or 1

NOTES:

1. Pulled up by setting the PU07 bit in the PUR0 register to 1.

2. Set the SSISEL bit in the PMR register to 0 (P3_3).

3. N-channel open drain output by setting the SOOS bit in the SSMR2 register to 1 (N-channel open drain output).

4. N-channel open drain output by setting the NCH bit in the U1C0 register to 1.

Register	PIN	SR1		PMR			U1MR		Function
Bit	UART1SEL1	UART1SEL0	U1PINSEL	TXD1SEL	TXD1EN	SMD2	SMD1	SMD0	FUNCTION
			x			0	0	1	-
		0		х	1	1	0	0	
		0	^	^	I	1	0	0 1	
						1	1	0	TXD1 output
Setting	0					0	0	1	
value		1	1	1	х	1	0	0	
14.40		I	I	1	^	1	0	1	
						1	1	0	
		0	Х	Х	0	Х	Х	Х	RXD1 input
		Other than above							Other than TXD1, RXD1 usage conditions

Table 7.32 Port P3_7 UART1 Setting Condition

X: 0 or 1

Table 7.33 Port P4_2/VREF

Register	ADCON1	Eurotian			
Bit	VCUT	Function			
Setting	0	Input port			
value	1	Input port/VREF input			

Table 7.34 Port P4_5/INT0/(RXD1)

Register	PD4	INTEN	PIN	SR1	PMR	Function		
Bit	PD4_5	INT0EN	UART1SEL1 UART1SEL0		U1PINSEL	Function		
	0	0		Other than 011b	Input port ⁽¹⁾			
Setting	1	0		Other than 011b		Output port		
value	0	1		Other than 011b		INT0 input ⁽¹⁾		
	0	0	0	1	1	RXD1 ⁽¹⁾		

NOTE:

1. Pulled up by setting the PU11 bit in the PUR1 register to 1.

Register		CM0			CI	/ 11		Circuit spe	cifications			
Bit	CM01	CM04	CM05	CM13	CM12	CM11	CM10	Oscillation buffer	Feedback resistor	Function		
	Х	0	1	0	Х	Х	0	OFF	-	Input port		
			0			0		ON	ON	XIN clock oscillation (on-chip feedback resistor enabled)		
			0			1		ON	OFF	XIN clock oscillation (on-chip feedback resistor disabled)		
						0	0	OFF	ON	External clock input		
	0	Х	1	1	1	Х	0		OFF	ON	XIN clock oscillation stop (on-chip feedback resistor enabled)	
					1	1			1		OFF	OFF
Setting						1	1	OFF	OFF	XIN clock oscillation stop (stop mode)		
value		1					0			ON	ON	XCIN clock oscillation (on-chip feedback resistor enabled) ⁽¹⁾
		I			1		ON	OFF	XCIN clock oscillation (on-chip feedback resistor disabled) ⁽¹⁾			
					0		0	OFF	ON	External XCIN clock input ⁽¹⁾		
	1 0		Х	Х	0	Х	х	OFF	ON	XCIN clock oscillation stop (on- chip feedback resistor enabled) ⁽¹⁾		
		0			1			OFF	OFF	XCIN clock oscillation stop (on- chip feedback resistor disabled) ⁽¹⁾		
					1		1	OFF	OFF	XCIN clock oscillation stop (stop mode) ⁽¹⁾		

Table 7.35 Port P4_6/XIN/XCIN

X: 0 or 1

NOTE:

1. For N, D version only.

Table 7.36 Port P4_7/XOUT/XCOUT

Register		CM0			C	V 1		Circuit spe	cifications		
Bit	CM01	CM04	CM05	CM13	CM12	CM11	CM10	Oscillation buffer	Feedback resistor	Function	
	Х	0	1	0	Х	Х	0	OFF	_	Input port	
			0			0	-	ON	ON	XIN clock oscillation (on-chip feedback resistor enabled)	
			0			1		ON	OFF	XIN clock oscillation (on-chip feedback resistor disabled)	
			1	х	0	0	OFF	ON	External clock input		
	0	0 X	X			X	0		OFF	ON	XIN clock oscillation stop (on-chip feedback resistor enabled)
			1			1		OFF	OFF	XIN clock oscillation stop (on-chip feedback resistor disabled)	
Setting						1	1	OFF	OFF	XOUT pulled up ⁽²⁾	
value					0		-	ON	ON	XCIN clock oscillation (on-chip feedback resistor enabled) ^(1, 2)	
		1			1			ON	OFF	XCIN clock oscillation (on-chip feedback resistor disabled) ^(1, 2)	
	1		x	×	0	x	0	OFF	ON	External XCIN clock input ⁽²⁾	
		0	^	X	0			OFF	ON	XCIN clock oscillation stop (on- chip feedback resistor enabled) ⁽²⁾	
		0			1			OFF	OFF	XCIN clock oscillation stop (on- chip feedback resistor disabled) ⁽²⁾	
					1		1	OFF	OFF	XCOUT pulled up ⁽²⁾	

X: 0 or 1 NOTES:

1. Since the XCIN-XCOUT oscillation buffer operates with internal step-down power, the XCOUT output level cannot be used as the CMOS level signal directly.

2. For N, D version only.

Table 7.37	Port P5_3/TRCIOC
------------	------------------

Register	PD5	Timer RC setting	Function	
Bit	PD5_3	-	Function	
	0	Other than TRCIOC usage conditions	Input port ⁽¹⁾	
Setting	1	Other than TRCIOC usage conditions	Output port	
value	Х	Refer to Table 7.38 TRCIOC Pin Setting	TRCIOC output	
	0	Refer to Table 7.38 TRCIOC Pin Setting	TRCIOC input ⁽¹⁾	

X: 0 or 1 NOTE:

1. Pulled up by setting the PU12 bit in the PUR1 register to 1.

Table 7.38 TRCIOC Pin Setting

Register	PINSR3	TRCOER	TRCMR		TRCIOR1			Function	
Bit	TRCIOCSEL	EC	PWM2	PWMC	IOC2	IOC1	IOC0	Function	
	0	0	1	1	Х	Х	Х	PWM mode waveform output	
	0	0	0	1	0	0	0	1	Timer waveform output (output
Setting	0		1	0	0	1	Х	compare function)	
value	0	0	4	0	1	х	x	Timer mode (input capture function)	
	0	1	I	0		^	^		
			Other than TRCIOC usage conditions						

X: 0 or 1

Table 7.39 Port P5_4/TRCIOD

Register	PD5	Timer RC setting	Function	
Bit	PD5_4	-		
	0	Other than TRCIOD usage conditions	Input port ⁽¹⁾	
Setting	1	Other than TRCIOD usage conditions	Output port	
value	Х	Refer to Table 7.40 TRCIOD Pin Setting	TRCIOD output	
	0	Refer to Table 7.40 TRCIOD Pin Setting	TRCIOD input ⁽¹⁾	

X: 0 or 1 NOTE:

1. Pulled up by setting the PU13 bit in the PUR1 register to 1.

Table 7.40 TRCIOD Pin Setting

Register	PINSR3	TRCOER	TRCMR		TRCIOR1			Function
Bit	TRCIODSEL	ED	PWM2	PWMD	IOD2	IOD1	IOD0	runcion
	0	0	1	1	Х	Х	Х	PWM mode waveform output
	0	0	1	0	0	0	1	Timer waveform output (output
Setting	0	0			0	1	Х	compare function)
value	0	0	1	0	4	х	v	
	0	1	I	0	I	^	^	Timer mode (input capture function)
	Other than above							Other than TRCIOD usage conditions

X: 0 or 1

7.5 Unassigned Pin Handling

Table 7.41 lists the Unassigned Pin Handling.

Table 7.41	Unassigned Pin Handling
------------	-------------------------

Pin Name	Connection
Ports P0, P1, P3_1, P3_3 to P3_7,	• After setting to input mode, connect each pin to VSS via a resistor
P4_3 to P4_5, P5_3, P5_4	(pull-down) or connect each pin to VCC via a resistor (pull-up). ⁽²⁾
	 After setting to output mode, leave these pins open.^(1, 2)
Ports P4_6, P4_7	Connect to VCC via a pull-up resistor ⁽²⁾
Port P4_2, VREF	Connect to VCC
RESET ⁽³⁾	Connect to VCC via a pull-up resistor ⁽²⁾

NOTES:

1. If these ports are set to output mode and left open, they remain in input mode until they are switched to output mode by a program. The voltage level of these pins may be undefined and the power current may increase while the ports remain in input mode.

The content of the direction registers may change due to noise or program runaway caused by noise. In order to enhance program reliability, the program should periodically repeat the setting of the direction registers.

- 2. Connect these unassigned pins to the MCU using the shortest wire length (2 cm or less) possible.
- 3. When the power-on reset function is in use.




Figure 7.14 Unassigned Pin Handling

8. Processor Mode

8.1 Processor Modes

Single-chip mode can be selected as the processor mode.


Table 8.1 lists Features of Processor Mode. Figure 8.1 shows the PM0 Register and Figure 8.2 shows the PM1 Register.

Table 8.1 Features of Processor Mode

Processor Mode	Accessible Areas	Pins Assignable as I/O Port Pins
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or peripheral
		function I/O pins

b7 b6 b5	Symbol PM0	Address 0004h	After Reset 00h			
	Bit Symbol	Bit Name	Function	RW		
	 (b2-b0)	Reserved bits	Set to 0.	RW		
	PM03	Softw are reset bit	The MCU is reset when this bit is set to 1. When read, the content is 0.	RW		
	 (b7-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.				







9. Bus

The bus cycles differ when accessing ROM/RAM, and when accessing SFR.

Table 9.1 lists Bus Cycles by Access Space of the R8C/26 Group and Table 9.2 lists Bus Cycles by Access Space of the R8C/27 Group.

ROM/RAM and SFR are connected to the CPU by an 8-bit bus. When accessing in word (16-bit) units, these areas are accessed twice in 8-bit units.

Table 9.3 lists Access Units and Bus Operations.

Table 9.1 Bus Cycles by Access Space of the R8C/26 Group

Access Area	Bus Cycle
SFR	2 cycles of CPU clock
ROM/RAM	1 cycle of CPU clock

Table 9.2 Bus Cycles by Access Space of the R8C/27 Group

Access Area	Bus Cycle
SFR/Data flash	2 cycles of CPU clock
Program ROM/RAM	1 cycle of CPU clock

Table 9.3 Access Units and Bus Operations

Area	SFR, data flash	ROM (program ROM), RAM
Even address Byte access	CPU clock	
	Address X Even X	Address X Even X
	Data X Data X	Data X Data
Odd address Byte access	CPU clock	CPU clock
	Address X Odd X	Address X Odd X
	Data X <u>Data</u> X	Data X Data
Even address Word access		
	Address X Even X Even+1 X	Address X Even X Even+1 X
	Data X Data X Data X	Data X Data X Data X
Odd address Word access		CPU clock
	Address X Odd X Odd+1 X	Address X Odd X Odd+1 X
	Data X Data X Data X	Data X Data X Data X

However, only following SFRs are connected with the 16-bit bus:

Timer RC: registers TRC, TRCGRA, TRCGRB, TRCGRC, and TRCGRD

Therefore, when accessing in word (16-bit) unit, 16-bit data is accessed at a time. The bus operation is the same as "Area: SFR, data flash, even address byte access" in Table 9.3 Access Units and Bus Operations, and 16-bit data is accessed at a time.

10. Clock Generation Circuit

The clock generation circuit has:

- XIN clock oscillation circuit
- XCIN clock oscillation circuit (For N, D version only)
- Low-speed on-chip oscillator
- High-speed on-chip oscillator

However, use one of the XIN clock oscillation circuit or the XCIN clock oscillation circuit because they share the XIN/XCIN pin and the XOUT/XCOUT pin. (For J, K version, the XCIN clock oscillation circuit cannot be used.) Table 10.1 lists the Specifications of Clock Generation Circuit. Figure 10.1 shows a Clock Generation Circuit. Figures 10.2 to 10.9 show clock associated registers. Figure 10.10 shows a Procedure for Enabling Reduced Internal Power Consumption Using VCA20 bit.

	XIN Clock Oscillation	XCIN Clock Oscillation	On-Chip Oscillator		
Item	Circuit	Circuit (For N, D Version Only)	High-Speed On-Chip Oscillator	Low-Speed On-Chip Oscillator	
Applications	 CPU clock source Peripheral function clock source 	 CPU clock source Peripheral function clock source 	 CPU clock source Peripheral function clock source CPU and peripheral function clock sources when XIN clock stops oscillating 	 CPU clock source Peripheral function clock source CPU and peripheral function clock sources when XIN clock stops oscillating 	
Clock frequency	0 to 20 MHz	32.768 kHz	Approx. 40 MHz ⁽⁵⁾	Approx. 125 kHz	
Connectable oscillator	Ceramic resonator Crystal oscillator	 Crystal oscillator 	-	-	
Oscillator connect pins	XIN, XOUT ⁽¹⁾	XCIN, XCOUT ⁽¹⁾	_(1)	_(1)	
Oscillation stop, restart function	Usable	Usable	Usable	Usable	
Oscillator status after reset	Stop	Stop	Stop	Oscillate	
Others	 Externally generated clock can be input^(2, 3) On-chip feedback resistor RfXIN (connected/ not connected, selectable) 	 Externally generated clock can be input⁽⁴⁾ On-chip feedback resistor RfXCIN (connected/ not connected, selectable) 	_	_	

 Table 10.1
 Specifications of Clock Generation Circuit

NOTES:

- 1. These pins can be used as P4_6 or P4_7 when using the on-chip oscillator clock as the CPU clock while the XIN clock oscillation circuit and XCIN clock oscillation circuit is not used.
- 2. Set the CM01 bit in the CM0 register to 0 (XIN clock), the CM05 bit in the CM0 register to 1 (XIN clock stopped), and the CM13 bit in the CM1 register to 1 (XIN-XOUT pin) when an external clock is input.
- 3. When 32.768 kHz is used as an external clock, set the CM01 bit in the CM0 register to 1 (XCIN clock). In other cases, set the CM01 bit in the CM0 register to 0 (XIN clock).
- 4. Set the CM01 bit in the CM0 register to 1 (XCIN clock) and the CM04 bit in the CM0 register to 1 (XCIN clock oscillator) when an external clock is input.
- 5. The clock frequency is automatically set to up to 20 MHz by a divider when using the high-speed on-chip oscillator as the CPU clock source.




Figure 10.1 Clock Generation Circuit

System Clock Con	trol Registe	r 0 ⁽¹⁾		
b7 b6 b5 b4 b3 b2 b1 b0	Symbol CM0	Address 0006h	After Reset 01101000b	
	Bit Symbol	Bit Name	Function	RW
	(b0)	Reserved bit	Set to 0.	RW
	CM01	XIN-XCIN switch bit ⁽¹²⁾	0 : XIN clock 1 : XCIN clock	RW
	- CM02	WAIT peripheral function clock stop bit	 0 : Peripheral function clock does not stop in w ait mode 1 : Peripheral function clock stops in w ait mode 	RW
	- CM03	XCIN-XCOUT drive capacity select bit ⁽²⁾	0 : Low 1 : High	RW
	CM04	XCIN clock (XCIN-XCOUT) oscillate bit ^(3, 4, 5, 12)	0 : XCIN clock stops 1 : XCIN clock oscillates ^(6, 7)	RW
	CM05	XIN clock (XIN-XOUT) stop bit ^(3, 8)	0 : XIN clock oscillates ⁽⁹⁾ 1 : XIN clock stops ⁽¹⁰⁾	RW
	CM06	System clock division select bit $0^{(11)}$	0 : CM16, CM17 enabled 1 : Divide-by-8 mode	RW
	(b7)	Reserved bit	Set to 0.	RW

NOTES:

- 1. Set the PRC0 bit in the PRCR register to 1 (write enable) before rewriting the CM0 register.
- 2. The MCU enters stop mode, the CM03 bit is set to 1 (high). Rew rite the CM03 bit w hile the XCIN clock oscillation stabilizes.
- 3. P4_6 and P4_7 can be used as input ports when the CM04 bit is set to 0 (XCIN clock stops), the CM05 bit is set to 1 (XIN clock stops) and the CM13 bit in the CM1 register is set to 0 (P4_6, P4_7).
- 4. The CM04 bit can be set to 1 by a program but cannot be set to 0.
- 5. When the CM10 bit is set to 1 (stop mode) and the CM04 bit is set to 1 (XCIN clock oscillates), the XCOUT (P4_7) pin goes "H".
 - When the CM04 bit is set to 0 (XCIN clock stops), P4_7 (XCOUT) enters input mode.
- 6. To use the XCIN clock, set the CM04 bit to 1. Also, set ports P4_6 and P4_7 as input ports without pull-up.
- 7. Set the CM01 bit to 1 (XCIN clock).
- 8. The CM05 bit stops the XIN clock when the high-speed on-chip oscillator mode, low -speed on-chip oscillator mode is selected. Do not use this bit to detect whether the XIN clock is stopped. To stop the XIN clock, set the bits in the following order:
 - (a) Set bits OCD1 to OCD0 in the OCD register to 00b.
 - (b) Set the OCD2 bit to 1 (selects on-chip oscillator clock).
- 9. Set the CM01 bit to 0 (XIN clock).
- 10. During external clock input, only the clock oscillation buffer is turned off and clock input is acknow ledged.
- 11. When entering stop mode, the CM06 bit is set to 1 (divide-by-8 mode).
- 12. For J, K version, the XCIN clock oscillation circuit cannot be used. Do not set to 1.


Figure 10.2 CM0 Register

System Clock Cont	rol Registe	r 1 ⁽¹⁾		
b7 b6 b5 b4 b3 b2 b1 b0	Symbol CM1	Address 0007h	After Reset 00100000b	
	Bit Symbol	Bit Name	Function	RW
	CM10	All clock stop control bit ^(4, 7, 8)	0 : Clock operates 1 : Stops all clocks (stop mode)	RW
	CM11	XIN-XOUT on-chip feedback resistor select bit	0 : On-chip feedback resistor enabled 1 : On-chip feedback resistor disabled	RW
	CM12	XCIN-XCOUT on-chip feedback resistor select bit ⁽¹⁰⁾	0 : On-chip feedback resistor enabled 1 : On-chip feedback resistor disabled	RW
	CM13	Port XIN-XOUT switch bit ^(7, 9)	0 : Input ports P4_6, P4_7 1 : XIN-XOUT pin	RW
	CM14	Low -speed on-chip oscillation stop bit ^(5, 6, 8)	0 : Low -speed on-chip oscillator on 1 : Low -speed on-chip oscillator off	RW
	CM15	XIN-XOUT drive capacity select bit ⁽²⁾	0 : Low 1 : High	RW
	CM16	System clock division select bits 1 ⁽³⁾	^{b7 b6} 0 0 : No division mode 0 1 : Divide-by-2 mode	RW
	CM17		1 0 : Divide-by-4 mode 1 1 : Divide-by-16 mode	RW

NOTES:

- 1. Set the PRC0 bit in the PRCR register to 1 (w rite enable) before rew riting the CM1 register.
- 2. When entering stop mode, the CM15 bit is set to 1 (drive capacity high).
- 3. When the CM06 bit is set to 0 (bits CM16, CM17 enabled), bits CM16 to CM17 are enabled.
- 4. If the CM10 bit is set to 1 (stop mode), the on-chip feedback resistor is disabled.
- 5. When the OCD2 bit is set to 0 (XIN clock selected), the CM14 bit is set to 1 (low -speed on-chip oscillator stopped). When the OCD2 bit is set to 1 (on-chip oscillator clock selected), the CM14 bit is set to 0 (low -speed on-chip oscillator on). It remains unchanged even if 1 is written to it.
- 6. When using the voltage monitor 1 interrupt or voltage monitor 2 interrupt (when using the digital filter), set the CM14 bit to 0 (low -speed on-chip oscillator on).
- 7. When the CM10 bit is set to 1 (stop mode) and the CM13 bit is set to 1 (XIN-XOUT pin), the XOUT (P4_7) pin goes "H". When the CM13 bit is set to 0 (input ports, P4_6, P4_7), P4_7 (XOUT) enters input mode.
- 8. In count source protect mode (refer to **13.2 Count Source Protection Mode Enabled**), the value remains unchanged even if bits CM10 and CM14 are set.
- 9. Once the CM13 bit is set to 1 by a program, it cannot be set to 0.
- 10. For J, K version, the XCIN clock oscillation circuit cannot be used. Set to 0.

Figure 10.3 CM1 Register



- oscillator mode (XIN clock stops).
- 3. The CM14 bit is set to 0 (low -speed on-chip oscillator on) if the OCD2 bit is set to 1 (on-chip oscillator clock selected).
- 4. The OCD2 bit is automatically set to 1 (on-chip oscillator clock selected) if a XIN clock oscillation stop is detected w hile bits OCD1 to OCD0 are set to 11b. If the OCD3 bit is set to 1 (XIN clock stopped), the OCD2 bit remains unchanged even w hen set to 0 (XIN clock selected).
- 5. The OCD3 bit is enabled when the OCD0 bit is set to 1 (oscillation stop detection function enabled).
- 6. The OCD3 bit remains 0 (XIN clock oscillates) if bits OCD1 to OCD0 are set to 00b.
- 7. Refer to Figure 10.18 Procedure for Switching Clock Source from Low-Speed On-Chip Oscillator to XIN Clock for the switching procedure when the XIN clock re-oscillates after detecting an oscillation stop.







Figure 10.5 Registers FRA0 and FRA1


High-Speed On-Chip Oscillator Control Register 2⁽¹⁾ b7 b6 b5 b4 b3 b2 b1 b0 00000 Symbol Address After Reset FRA2 0025h 00h Bit Symbol Bit Name RW Function High-speed on-chip oscillator Selects the dividing ratio for the highspeed on-chip oscillator clock. frequency switching bits FRA20 RW b2 b1 b0 0 0 0: Divide-by-2 mode⁽²⁾ 0 0 1: Divide-by-3 mode⁽²⁾ 0 1 0: Divide-by-4 mode FRA21 0 1 1: Divide-by-5 mode RW 1 0 0: Divide-by-6 mode 1 0 1: Divide-by-7 mode 1 1 0: Divide-by-8 mode 1 1 1: Divide-by-9 mode FRA22 RW Reserved bits Set to 0. RW (b7-b3) NOTES 1. Set the PRC0 bit in the PRCR register to 1 (write enable) before rewriting the FRA2 register. 2. Do not set in K version. High-Speed On-Chip Oscillator Control Register 4 (For N, D Version Only) b7 b6 b5 b4 b3 b2 b1 b0 Symbol Address After Reset FRA4 0029h When Shipping Function RW Stores data for frequency correction when VCC = 2.7 to 5.5 V. (The value is the same as that of the FRA1 register after a reset.) Optimal frequency correction to match the voltage RO conditions can be achieved by transferring this value to the FRA1 register. High-Speed On-Chip Oscillator Control Register 6 (For N, D Version Only) b7 b6 b5 b4 b3 b2 b1 b0 Symbol Address After Reset FRA6 002Bh When Shipping Function RW Stores data for frequency correction when VCC = 2.2 to 5.5 V. Optimal frequency correction to match the voltage conditions can be achieved by transferring this value to the FRA1 RO register. High-Speed On-Chip Oscillator Control Register 7 (For N, D Version Only) b7 b6 b5 b4 b3 b2 b1 b0 Symbol Address After Reset FRA7 002Ch When Shipping Function RW 36.864 MHz frequency correction data is stored. The oscillation frequency of the high-speed on-chip oscillator can be adjusted to 36.864 MHz RO by transferring this value to the FRA1 register. Figure 10.6 Registers FRA2, FRA4, FRA6, and FRA7






b7 b6	b5 b4 b3 b2					
	000	0	Symbol	Address	After Reset ⁽⁵⁾	
TT		TT			The LVD0ON bit in the OFS register is	
					set to 1 and hardw are reset : 0	0h
					Pow er-on reset, voltage monitor 0 reset	
					or LVD0ON bit in the OFS register is	
			VCA2	0032h	set to 0, and hardw are reset : 0	0100000b
			Bit Symbol	Bit Name	Function	RW
			VCA20	Internal pow er low	0: Disables low consumption	RW
			VCA20	consumption enable bit ⁽⁶⁾	1 : Enables low consumption	RVV
			—	Reserved bits	Set to 0.	RW
			(b4-b1)			RW
			1/04.05	Voltage detection 0 enable	0 : Voltage detection 0 circuit disabled	DW
			VCA25	bit ⁽²⁾	1 : Voltage detection 0 circuit enabled	RW
				Voltage detection 1 enable	0 : Voltage detection 1 circuit disabled	DIA
1 -			VCA26	bit ⁽³⁾	1 : Voltage detection 1 circuit enabled	RW
				Voltage detection 2 enable	0 : Voltage detection 2 circuit disabled	DW
			VCA27	bit ⁽⁴⁾	1 : Voltage detection 2 circuit enabled	RW

- 1. Set the PRC3 bit in the PRCR register to 1 (write enable) before writing to the VCA2 register.
- 2. To use the voltage monitor 0 reset, set the VCA25 bit to 1.
- After the VCA25 bit is set to 1 from 0, the voltage detection circuit waits for td(E-A) to elapse before starting operation.
- To use the voltage monitor 1 interrupt/reset or the VW1C3 bit in the VW1C register, set the VCA26 bit to 1. After the VCA26 bit is set to 1 from 0, the voltage detection circuit w aits for td(E-A) to elapse before starting operation.
- To use the voltage monitor 2 interrupt/reset or the VCA13 bit in the VCA1 register, set the VCA27 bit to 1. After the VCA27 bit is set to 1 from 0, the voltage detection circuit waits for td(E-A) to elapse before starting operation.
- 5. Softw are reset, w atchdog timer reset, voltage monitor 1 reset, and voltage monitor 2 reset do not affect this register.
- Use the VCA20 bit only when entering to wait mode. To set the VCA20 bit, follow the procedure shown in Figure 10.10 Procedure for Enabling Reduced Internal Power Consumption Using VCA20 bit.
- Figure 10.8 VCA2 Register (N, D Version)







The clocks generated by the clock generation circuits are described below.

10.1 XIN Clock

This clock is supplied by the XIN clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The XIN clock oscillation circuit is configured by connecting a resonator between the XIN and XOUT pins. The XIN clock oscillation circuit includes an on-chip feedback resistor, which is disconnected from the oscillation circuit in stop mode in order to reduce the amount of power consumed by the chip. The XIN clock oscillation circuit may also be configured by feeding an externally generated clock to the XIN pin.

Figure 10.11 shows Examples of XIN Clock Connection Circuit.

In reset and after reset, the XIN clock stops.

The XIN clock starts oscillating when the CM05 bit in the CM0 register is set to 0 (XIN clock oscillates) after setting the CM01 bit in the CM0 register to 1 (XIN clock) and the CM13 bit in the CM1 register to 1 (XIN- XOUT pin).

To use the XIN clock for the CPU clock source, set the OCD2 bit in the OCD register to 0 (select XIN clock) after the XIN clock is oscillating stably.

The power consumption can be reduced by setting the CM05 bit in the CM0 register to 1 (XIN clock stops) if the OCD2 bit is set to 1 (select on-chip oscillator clock).

When an external clock is input to the XIN pin are input, the XIN clock does not stop if the CM05 bit is set to 1. If necessary, use an external circuit to stop the clock.

This MCU has an on-chip feedback resistor and on-chip resistor disable/enable switching is possible by the CM11 bit in the CM1 register.

In stop mode, all clocks including the XIN clock stop. Refer to 10.5 Power Control for details.




Figure 10.11 Examples of XIN Clock Connection Circuit

10.2 On-Chip Oscillator Clocks

These clocks are supplied by the on-chip oscillators (high-speed on-chip oscillator and a low-speed on-chip oscillator). The on-chip oscillator clock is selected by the FRA01 bit in the FRA0 register.

10.2.1 Low-Speed On-Chip Oscillator Clock

The clock generated by the low-speed on-chip oscillator is used as the clock source for the CPU clock, peripheral function clock, fOCO, and fOCO-S.

After reset, the on-chip oscillator clock generated by the low-speed on-chip oscillator divided by 8 is selected as the CPU clock.

If the XIN clock stops oscillating when bits OCD1 to OCD0 in the OCD register are set to 11b, the low-speed on-chip oscillator automatically starts operating, supplying the necessary clock for the MCU.

The frequency of the low-speed on-chip oscillator varies depending on the supply voltage and the operating ambient temperature. Application products must be designed with sufficient margin to allow for frequency changes.

10.2.2 High-Speed On-Chip Oscillator Clock

The clock generated by the high-speed on-chip oscillator is used as the clock source for the CPU clock, peripheral function clock, fOCO, fOCO-F, and fOCO40M.

To use the high-speed on-chip oscillator clock as the clock source for the CPU clock, peripheral clock, fOCO, and fOCO-F, set bits FRA20 to FRA22 in the FRA2 register as follows:

• All divide ratio mode settings are supported when VCC = 3.0 to 5.5 V	000b to 111b
	(other than K version)
• Divide ratio of 4 or more when $VCC = 2.7$ to 5.5 V or K version	010b to 111b
• Divide ratio of 8 or more when VCC = 2.2 to 5.5 V (for N, D version only)	110b to 111b

After reset, the on-chip oscillator clock generated by the high-speed on-chip oscillator stops. Oscillation is started by setting the FRA00 bit in the FRA0 register to 1 (high-speed on-chip oscillator on). The frequency can be adjusted by registers FRA1 and FRA2.

The frequency correction data (the value is the same as that of the FRA1 register after a reset) corresponding to the supply voltage ranges VCC = 2.7 to 5.5 V is stored in FRA4 register. Furthermore, the frequency correction data corresponding to the supply voltage ranges VCC = 2.2 to 5.5 V is stored in FRA6 register (for N, D version only). To use separate correction values to match these voltage ranges, transfer them from FRA4 or FRA6 register to the FRA1 register.

The frequency correction data of 36.864 MHz is stored in the FRA7 register (for N, D version only). To set the frequency of the high-speed on-chip oscillator to 36.864 MHz, transfer the correction value in the FRA7 register to the FRA1 register before use. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode (refer to **Table 15.7 Bit Rate Setting Example in UART Mode (Internal Clock Selected)**).

Since there are differences in the amount of frequency adjustment among the bits in the FRA1 register, make adjustments by changing the settings of individual bits. Adjust the FRA1 register so that the frequency of the high-speed on-chip oscillator clock will be 40 MHz or less.

10.3 XCIN Clock (For N, D Version Only)

This clock is supplied by the XCIN clock oscillation circuit. This clock is used as the clock source for the CPU clock, peripheral function clock. The XCIN clock oscillation circuit is configured by connecting a resonator between the XCIN and XCOUT pins. The XCIN clock oscillation circuit includes an on-chip a feedback resistor, which is disconnected from the oscillation circuit in stop mode in order to reduce the amount of power consumed in the chip. The XCIN clock oscillation circuit may also be configured by feeding an externally generated clock to the XCIN pin.

Figure 10.12 shows Examples of XCIN Clock Connection Circuits.

During and after reset, the XCIN clock stops.

The XCIN clock starts oscillating when the CM01 bit in the CM0 register is set to 1 (XCIN clock) and the CM04 bit in the CM0 register is set to 1 (XCIN-XCOUT pin).

To use the XCIN clock for the CPU clock source, set the OCD2 bit in the OCD register to 0 (selects XIN clock) after the XCIN clock is oscillating stably.

This MCU has an on-chip feedback resistor and on-chip resistor disable/enable switching is possible by the CM12 bit in the CM1 register.

In stop mode, all clocks including the XCIN clock stop. Refer to 10.5 Power Control for details.




Figure 10.12 Examples of XCIN Clock Connection Circuits

10.4 CPU Clock and Peripheral Function Clock

There are a CPU clock to operate the CPU and a peripheral function clock to operate the peripheral functions. Refer to **Figure 10.1 Clock Generation Circuit**.

10.4.1 System Clock

The system clock is the clock source for the CPU and peripheral function clocks. Either the XIN clock and XCIN clock or the on-chip oscillator clock can be selected. (For J, K version, the XCIN clock cannot be selected.)

10.4.2 CPU Clock

The CPU clock is an operating clock for the CPU and watchdog timer.

The system clock can be divided by 1 (no division), 2, 4, 8, or 16 to produce the CPU clock. Use the CM06 bit in the CM0 register and bits CM16 to CM17 in the CM1 register to select the value of the division.

Use the XCIN clock while the XCIN clock oscillation stabilizes.

After reset, the low-speed on-chip oscillator clock divided by 8 provides the CPU clock.

When entering stop mode from high-speed clock mode, the CM06 bit is set to 1 (divide-by-8 mode).

(For J, K version, the XCIN clock cannot be selected.)

10.4.3 Peripheral Function Clock (f1, f2, f4, f8, and f32)

The peripheral function clock is the operating clock for the peripheral functions.

The clock fi (i = 1, 2, 4, 8, and 32) is generated by the system clock divided by i. The clock fi is used for timers RA, RB, RC, and RE, the serial interface and the A/D converter.

When the WAIT instruction is executed after setting the CM02 bit in the CM0 register to 1 (peripheral function clock stops in wait mode), the clock fi stop.

10.4.4 fOCO

fOCO is an operating clock for the peripheral functions.

fOCO runs at the same frequency as the on-chip oscillator clock and can be used as the source for timer RA. When the WAIT instruction is executed, the clocks fOCO does not stop.

10.4.5 fOCO40M

fOCO40M is used as the count source for timer RC. fOCO40M is generated by the high-speed on-chip oscillator and supplied by setting the FRA00 bit to 1.

When the WAIT instruction is executed, the clock fOCO40M does not stop. fOCO40M can be used with supply voltage VCC = 3.0 to 5.5 V.

10.4.6 fOCO-F

fOCO-F is used as the count source for the A/D converter. fOCO-F is generated by the high-speed on-chip oscillator and supplied by setting the FRA00 bit to 1.

When the WAIT instruction is executed, the clock fOCO-F does not stop.

10.4.7 fOCO-S

fOCO-S is an operating clock for the watchdog timer and voltage detection circuit. fOCO-S is supplied by setting the CM14 bit to 0 (low-speed on-chip oscillator on) and uses the clock generated by the low-speed on-chip oscillator. When the WAIT instruction is executed or in count source protect mode of the watchdog timer, fOCO-S does not stop.

10.4.8 fC4 and fC32

The clock fC4 is used for timer RE and the clock fC32 is used for timer RA. Use fC4 and fC32 while the XCIN clock oscillation stabilizes. (For J, K version, fC4 and fC32 cannot be used.)

10.4.9 fOCO128

fOCO128 is generated by fOCO divided by 128. The clock fOCO128 is used for capture signal of timer RC's TRCGRA register.

10.5 Power Control

There are three power control modes. All modes other than wait mode and stop mode are referred to as standard operating mode.

10.5.1 Standard Operating Mode

Standard operating mode is further separated into four modes.

In standard operating mode, the CPU clock and the peripheral function clock are supplied to operate the CPU and the peripheral function clocks. Power consumption control is enabled by controlling the CPU clock frequency. The higher the CPU clock frequency, the more processing power increases. The lower the CPU clock frequency, the more power consumption decreases. When unnecessary oscillator circuits stop, power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source needs to be oscillating and stable. If the new clock source is the XIN clock or XCIN clock, allow sufficient wait time in a program until oscillation is stabilized before exiting.

D.4	odes	OCD Register	CN	/11 Regis	ter		CM0 R	egister		FRA0 F	Register
	odes	OCD2	CM17, CM16	CM14	CM13	CM06	CM05	CM04	CM01	FRA01	FRA00
High-speed	No division	0	00b	-	1	0	0	-	0	-	-
clock mode	Divide-by-2	0	01b	-	1	0	0	-	0	-	-
	Divide-by-4	0	10b	-	1	0	0	-	0	-	-
	Divide-by-8	0	-	-	1	1	0	-	0	-	-
	Divide-by-16	0	11b	-	1	0	0	-	0	-	-
Low-speed	No division	0	00b	-	-	0	-	1	1	-	-
clock mode ⁽¹⁾	Divide-by-2	0	01b	-	-	0	-	1	1	-	-
mode	Divide-by-4	0	10b	-	-	0	-	1	1	-	-
	Divide-by-8	0	-	-	-	1	-	1	1	-	-
	Divide-by-16	0	11b	-	_	0	-	1	1	-	-
High-speed	No division	1	00b	-	-	0	-	-	-	1	1
on-chip	Divide-by-2	1	01b	-	-	0	-	-	-	1	1
oscillator mode	Divide-by-4	1	10b	-	-	0	-	-	-	1	1
mode	Divide-by-8	1	-	-	-	1	-	-	-	1	1
	Divide-by-16	1	11b	-	-	0	-	-	-	1	1
Low-speed	No division	1	00b	0	-	0	-	-	-	0	-
on-chip	Divide-by-2	1	01b	0	-	0	-	Ι	-	0	-
oscillator mode	Divide-by-4	1	10b	0	-	0	-	-	-	0	-
mode	Divide-by-8	1	-	0	-	1	-	-	-	0	-
	Divide-by-16	1	11b	0	-	0	-	-	-	0	-

Table 10.2 Settings and Modes of Clock Associated Bits

-: Can be 0 or 1, no change in outcome NOTE:

1. For N, D version only.

10.5.1.1 High-Speed Clock Mode

The XIN clock divided by 1 (no division), 2, 4, 8, or 16 provides the CPU clock. Set the CM06 bit to 1 (divideby-8 mode) when transiting to high-speed on-chip oscillator mode, low-speed on-chip oscillator mode. If the CM14 bit is set to 0 (low-speed on-chip oscillator on) or the FRA00 bit in the FRA0 register is set to 1 (highspeed on-chip oscillator on), fOCO can be used as timer RA. When the FRA00 bit is set to 1, fOCO40M can be used as timer RC.

When the CM14 bit is set to 0 (low-speed on-chip oscillator on), fOCO-S can be used as the watchdog timer and voltage detection circuit.

10.5.1.2 Low-Speed Clock Mode (For N, D Version Only)

The XCIN clock divided by 1 (no division), 2, 4, 8, or 16 provides the CPU clock. Set the CM06 bit to 1 (divide by-8 mode) when transiting to high-speed on-chip oscillator mode, low-speed on-chip oscillator mode. If the CM14 bit is set to 0 (low-speed on-chip oscillator on) or the FRA00 bit in the FRA0 register is set to 1 (high speed on-chip oscillator on), fOCO can be used as timer RA. When the FRA00 bit is set to 1, fOCO40M can be used as timer RC.

When the CM14 bit is set to 0 (low-speed on-chip oscillator on), fOCO-S can be used as the watchdog timer and voltage detection circuit.

In this mode, stopping the XIN clock and high-speed on-chip oscillator, and setting the FMR47 bit in the FMR4 register to 1 (flash memory low consumption current read mode enabled) enables low consumption operation.

To enter wait mode from low-speed clock mode, setting the VCA20 bit in the VCA2 register to 1 (internal power low consumption enabled) enables lower consumption current in wait mode.

When enabling reduced internal power consumption using the VCA20 bit, follow **Figure 10.14 Procedure for Enabling Reduced Internal Power Consumption Using VCA20 bit**.

10.5.1.3 High-Speed On-Chip Oscillator Mode

The high-speed on-chip oscillator is used as the on-chip oscillator clock when the FRA00 bit in the FRA0 register is set to 1 (high-speed on-chip oscillator on) and the FRA01 bit in the FRA0 register is set to 1. The on-chip oscillator divided by 1 (no division), 2, 4, 8, or 16 provides the CPU clock. Set the CM06 bit to 1 (divide-by-8 mode) when transiting to high-speed clock mode. If the FRA00 bit is set to 1, fOCO40M can be used as timer RC.

When the CM14 bit is set to 0 (low-speed on-chip oscillator on), fOCO-S can be used as the watchdog timer and voltage detection circuit.

10.5.1.4 Low-Speed On-Chip Oscillator Mode

If the CM14 bit in the CM1 register is set to 0 (low-speed on-chip oscillator on) or the FRA01bit in the FRA0 register is set to 0, the low-speed on-chip oscillator provides the on-chip oscillator clock.

The on-chip oscillator clock divided by 1 (no division), 2, 4, 8 or 16 provides the CPU clock. The on-chip oscillator clock is also the clock source for the peripheral function clocks. Set the CM06 bit to 1 (divide-by-8 mode) when transiting to high-speed clock mode. When the FRA00 bit is set to 1, fOCO40M can be used as timer RC.

When the CM14 bit is set to 0 (low-speed on-chip oscillator on), fOCO-S can be used as the watchdog timer and voltage detection circuit.

In this mode, stopping the XIN clock and high-speed on-chip oscillator, and setting the FMR47 bit in the FMR4 register to 1 (flash memory low consumption current read mode enabled) enables low consumption operation.

To enter wait mode from low-speed on-chip oscillator mode, setting the VCA20 bit in the VCA2 register to 1 (internal power low consumption enabled) enables lower consumption current in wait mode.

When enabling reduced internal power consumption using the VCA20 bit, follow **Figure 10.14 Procedure for Enabling Reduced Internal Power Consumption Using VCA20 bit**.

10.5.2 Wait Mode

Since the CPU clock stops in wait mode, the CPU, which operates using the CPU clock, and the watchdog timer, when count source protection mode is disabled, stop. The XIN clock, XCIN clock, and on-chip oscillator clock do not stop and the peripheral functions using these clocks continue operating.

10.5.2.1 Peripheral Function Clock Stop Function

If the CM02 bit is set to 1 (peripheral function clock stops in wait mode), the f1, f2, f4, f8, and f32 clocks stop in wait mode. This reduces power consumption.

10.5.2.2 Entering Wait Mode

The MCU enters wait mode when the WAIT instruction is executed.

When the OCD2 bit in the OCD register is set to 1 (on-chip oscillator selected as system clock), set the OCD1 bit in the OCD register to 0 (oscillation stop detection interrupt disabled) before executing the WAIT instruction.

If the MCU enters wait mode while the OCD1 bit is set to 1 (oscillation stop detection interrupt enabled), current consumption is not reduced because the CPU clock does not stop.

10.5.2.3 Pin Status in Wait Mode

The I/O port is the status before wait mode was entered is maintained.

Exiting Wait Mode 10.5.2.4

The MCU exits wait mode by a reset or a peripheral function interrupt.

The peripheral function interrupts are affected by the CM02 bit. When the CM02 bit is set to 0 (peripheral function clock does not stop in wait mode), all peripheral function interrupts can be used to exit wait mode. When the CM02 bit is set to 1 (peripheral function clock stops in wait mode), the peripheral functions using the peripheral function clock stop operating and the peripheral functions operated by external signals or on-chip oscillator clock can be used to exit wait mode.

Table 10.3 lists Interrupts to Exit Wait Mode and Usage Conditions.

-	Table 10.3	Interrupts to E	xit Wait Mode and Usage Condition	ons
Ĩ	Int	errupt	CM02 = 0	

Interrupt	CM02 = 0	CM02 = 1
Serial interface interrupt	Usable when operating with	Usable when operating with external
	internal or external clock	clock
Clock synchronous serial I/O	Usable in all modes	(Do not use)
with chip select interrupt /		
I ² C bus interface interrupt		
Key input interrupt	Usable	Usable
A/D conversion interrupt	Usable in one-shot mode	(Do not use)
Timer RA interrupt	Usable in all modes	Can be used if there is no filter in
		event counter mode.
		Usable by selecting fOCO or fC32 ⁽¹⁾
		as count source.
Timer RB interrupt	Usable in all modes	(Do not use)
Timer RC interrupt	Usable in all modes	(Do not use)
Timer RE interrupt	Usable in all modes	Usable when operating in real time
		clock mode ⁽¹⁾
INT interrupt	Usable	Usable (INT0, INT1, INT3 can be used
		if there is no filter.)
Voltage monitor 1 interrupt	Usable	Usable
Voltage monitor 2 interrupt	Usable	Usable
Oscillation stop detection	Usable	(Do not use)
interrupt		

NOTE:

1. For N, D version only.

Figure 10.13 shows the Time from Wait Mode to Interrupt Routine Execution.

When using a peripheral function interrupt to exit wait mode, set up the following before executing the WAIT instruction.

- (1) Set the interrupt priority level in bits ILVL2 to ILVL0 in the interrupt control registers of the peripheral function interrupts to be used for exiting wait mode. Set bits ILVL2 to ILVL0 of the peripheral function interrupts that are not to be used for exiting wait mode to 000b (interrupt disabled).
- (2) Set the I flag to 1.
- (3) Operate the peripheral function to be used for exiting wait mode.

When exiting by a peripheral function interrupt, the time (number of cycles) between interrupt request generation and interrupt routine execution is determined by the settings of the FMSTP bit in the FMR0 register, as described in Figure 10.13.


The CPU clock, when exiting wait mode by a peripheral function interrupt, is the same clock as the CPU clock when the WAIT instruction is executed.

g total ne time it mode nterrup s
d.
nce
n

10.5.2.5 Reducing Internal Power Consumption

Internal power consumption can be reduced by using low-speed clock mode (for N, D version only) or low-speed on-chip oscillator mode. Figure 10.14 shows the Procedure for Enabling Reduced Internal Power Consumption Using VCA20 bit.

When enabling reduced internal power consumption using the VCA20 bit, follow **Figure 10.14 Procedure for Enabling Reduced Internal Power Consumption Using VCA20 bit**.



10.5.3 Stop Mode

Since the oscillator circuits stop in stop mode, the CPU clock and peripheral function clock stop and the CPU and peripheral functions that use these clocks stop operating. The least power required to operate the MCU is in stop mode. If the voltage applied to the VCC pin is VRAM or more, the contents of internal RAM is maintained.

The peripheral functions clocked by external signals continue operating. Table 10.4 lists Interrupts to Exit Stop Mode and Usage Conditions.

Table 10.4	Interrupts to	Exit Stop	Mode and	Usage Conditions
------------	---------------	------------------	----------	------------------

Interrupt	Usage Conditions
Key input interrupt	-
INT0, INT1, INT3 interrupt	Can be used if there is no filter
Timer RA interrupt	When there is no filter and external pulse is counted in event counter mode
Serial interface interrupt	When external clock is selected
Voltage monitor 1 interrupt ⁽¹⁾	Usable in digital filter disabled mode (VW1C1 bit in VW1C register is set to 1)
Voltage monitor 2 interrupt	Usable in digital filter disabled mode (VW2C1 bit in VW2C register is set to 1)

NOTE:

1. For N, D version only.

10.5.3.1 Entering Stop Mode

The MCU enters stop mode when the CM10 bit in the CM1 register is set to 1 (all clocks stop). At the same time, the CM06 bit in the CM0 register is set to 1 (divide-by-8 mode), the CM03 bit in the CM0 register is set to 1 (XCIN clock oscillator circuit drive capacity high), and the CM15 bit in the CM1 register is set to 1 (XIN clock oscillator circuit drive capacity high).

When using stop mode, set bits OCD1 to OCD0 to 00b before entering stop mode.

10.5.3.2 Pin Status in Stop Mode

The status before wait mode was entered is maintained.

However, when the CM01 bit in the CM0 register is set to 0 (XIN clock) and the CM13 bit in the CM1 register is set to 1 (XIN-XOUT pins), the XOUT(P4_7) pin is held "H". When the CM13 bit is set to 0 (input ports P4_6 and P4_7), the P4_7(XOUT pin) is held in input status.

When the CM01 bit in the CM0 register is set to 1 (XCIN clock) and the CM04 bit in the CM0 register is set to 1 (XCIN clock oscillates), the XCOUT(P4_7) pin is held "H". When the CM04 bit is set to 0 (XIN clock stops), the P4_7(XOUT pin) is held in input status.

10.5.3.3 Exiting Stop Mode

The MCU exits stop mode by a reset or peripheral function interrupt.

Figure 10.15 shows the Time from Stop Mode to Interrupt Routine Execution.

When using a peripheral function interrupt to exit stop mode, set up the following before setting the CM10 bit to 1.

- (1) Set the interrupt priority level in bits ILVL2 to ILVL0 of the peripheral function interrupts to be used for exiting stop mode. Set bits ILVL2 to ILVL0 of the peripheral function interrupts that are not to be used for exiting stop mode to 000b (interrupt disabled).
- (2) Set the I flag to 1.
- (3) Operates the peripheral function to be used for exiting stop mode.

When exiting by a peripheral function interrupt, the interrupt sequence is executed when an interrupt request is generated and the CPU clock supply is started.

If the clock used immediately before stop mode is a system clock and stop mode is exited by a peripheral function interrupt, the CPU clock becomes the previous system clock divided by 8.






Figure 10.15 Time from Stop Mode to Interrupt Routine Execution

Figure 10.16 shows the State Transitions in Power Control Mode (When the CM01 bit in the CM0 register is set to 0 (XIN clock)). Figure 10.17 shows the State Transitions in Power Control Mode (When the CM01 bit in the CM0 register is set to 1 (XCIN clock)).





set to 1 (XCIN clock))

10.6 Oscillation Stop Detection Function

The oscillation stop detection function detects the stop of the XIN clock oscillating circuit. The oscillation stop detection function can be enabled and disabled by the OCD0 bit in the OCD register.

 Table 10.5 lists the Specifications of Oscillation Stop Detection Function.

When the XIN clock is the CPU clock source and bits OCD1 to OCD0 are set to 11b, the system is placed in the following state if the XIN clock stops.

- OCD2 bit in OCD register = 1 (on-chip oscillator clock selected)
- OCD3 bit in OCD register = 1 (XIN clock stops)
- CM14 bit in CM1 register = 0 (low-speed on-chip oscillator oscillates)
- Oscillation stop detection interrupt request is generated.

Table 10.5 Specifications of Oscillation Stop Detection Function

Item	Specification
Oscillation stop detection clock and	$f(XIN) \ge 2 MHz$
frequency bandwidth	
Enabled condition for oscillation stop	Set bits OCD1 to OCD0 to 11b
detection function	
Operation at oscillation stop detection	Oscillation stop detection interrupt is generated

10.6.1 How to Use Oscillation Stop Detection Function

• The oscillation stop detection interrupt shares a vector with the voltage monitor 1 interrupt, the voltage monitor 2 interrupt, and the watchdog timer interrupt. When using the oscillation stop detection interrupt and watchdog timer interrupt source needs to be determined.

Table 10.6 lists the Determining Interrupt Source for Oscillation Stop Detection, Watchdog Timer, Voltage Monitor 1, and Voltage Monitor 2 Interrupts. Figure 10.19 shows the Example of Determining Interrupt Source for Oscillation Stop Detection, Watchdog Timer, Voltage Monitor 1, or Voltage Monitor 2 Interrupt (N, D Version). Figure 10.20 shows the Example of Determining Interrupt Source for Oscillation Stop Detection, Watchdog Timer, Voltage Monitor 2 Interrupt Source for Oscillation Stop Detection, Watchdog Timer, Voltage Monitor 2 Interrupt (N, D Version). Figure 10.20 shows the Example of Determining Interrupt Source for Oscillation Stop Detection, Watchdog Timer, Voltage Monitor 2 Interrupt (J, K Version).

• When the XIN clock restarts after oscillation stop, switch the XIN clock to the clock source of the CPU clock and peripheral functions by a program.

Figure 10.18 shows the Procedure for Switching Clock Source from Low-Speed On-Chip Oscillator to XIN Clock.

- To enter wait mode while using the oscillation stop detection function, set the CM02 bit to 0 (peripheral function clock does not stop in wait mode).
- Since the oscillation stop detection function is a function for cases where the XIN clock is stopped by an external cause, set bits OCD1 to OCD0 to 00b when the XIN clock stops or is started by a program, (stop mode is selected or the CM05 bit is changed).
- This function cannot be used when the XIN clock frequency is 2 MHz or below. In this case, set bits OCD1 to OCD0 to 00b.
- To use the low-speed on-chip oscillator clock for the CPU clock and clock sources of peripheral functions after detecting the oscillation stop, set the FRA01 bit in the FRA0 register to 0 (low-speed on-chip oscillator selected) and bits OCD1 to OCD0 to 11b.


To use the high-speed on-chip oscillator clock for the CPU clock and clock sources of peripheral functions after detecting the oscillation stop, set the FRA00 bit to 1 (high-speed on-chip oscillator on) and the FRA01 bit to 1 (high-speed on-chip oscillator selected) and then set bits OCD1 to OCD0 to 11b.

Table 10.6	Determining Interrupt Source for Oscillation Stop Detection, Watchdog Timer,
	Voltage Monitor 1, and Voltage Monitor 2 Interrupts

Generated Interrupt Source	Bit Showing Interrupt Cause
Oscillation stop detection	(a) OCD3 bit in OCD register = 1
((a) or (b))	(b) OCD1 to OCD0 bits in OCD register = 11b and OCD2 bit = 1
Watchdog timer	VW2C3 bit in VW2C register = 1
Voltage monitor 1 ⁽¹⁾	VW1C2 bit in VW1C register = 1
Voltage monitor 2	VW2C2 bit in VW2C register = 1

NOTE:

1. For N, D version only.



Clock

R8C/26 Group, R8C/27 Group




Figure 10.19 Example of Determining Interrupt Source for Oscillation Stop Detection, Watchdog Timer, Voltage Monitor 1, or Voltage Monitor 2 Interrupt (N, D Version)




Figure 10.20 Example of Determining Interrupt Source for Oscillation Stop Detection, Watchdog Timer, Voltage Monitor 1, or Voltage Monitor 2 Interrupt (J, K Version)

10.7 Notes on Clock Generation Circuit

10.7.1 Stop Mode

When entering stop mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and the CM10 bit in the CM1 register to 1 (stop mode). An instruction queue pre-reads 4 bytes from the instruction which sets the CM10 bit to 1 (stop mode) and the program stops.

Insert at least 4 NOP instructions following the JMP.B instruction after the instruction which sets the CM10 bit to 1.

• Program example to enter stop mode

BCLR	1,FMR0	; CPU rewrite mode disabled
BSET	0,PRCR	; Protect disabled
FSET	Ι	; Enable interrupt
BSET	0,CM1	; Stop mode
JMP.B	LABEL_001	
LABEL_001 :		
NOP		

10.7.2 Wait Mode

When entering wait mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and execute the WAIT instruction. An instruction queue pre-reads 4 bytes from the WAIT instruction and the program stops. Insert at least 4 NOP instructions after the WAIT instruction.

• Program example to execute the WAIT instruction

BCLR 1,FMR0 FSET I WAIT NOP NOP NOP NOP ; CPU rewrite mode disabled ; Enable interrupt ; Wait mode

10.7.3 Oscillation Stop Detection Function

Since the oscillation stop detection function cannot be used if the XIN clock frequency is 2 MHz or below, set bits OCD1 to OCD0 to 00b.

10.7.4 Oscillation Circuit Constants

Ask the manufacturer of the oscillator to specify the best oscillation circuit constants for your system. To use this MCU with supply voltage below VCC = 2.7 V, it is recommended to set the CM11 bit in the CM1 register to 1 (on-chip feedback resistor disabled), the CM15 bit to 1 (high drive capacity), and connect the feedback resistor to the chip externally.

11. Protection

The protection function protects important registers from being easily overwritten when a program runs out of control. Figure 11.1 shows the PRCR Register. The registers protected by the PRCR register are listed below.

- Registers protected by PRC0 bit: Registers CM0, CM1, OCD, FRA0, FRA1, and FRA2
- Registers protected by PRC1 bit: Registers PM0 and PM1
- Registers protected by PRC2 bit: PD0 register
- Registers protected by PRC3 bit: Registers VCA2, VW0C, VW1C, and VW2C

b7 b6 b5 b4 b3 b2 b1 b0				
0 0	Symbol	Address	After Reset	
	PRCR	000Ah	00h	
	Bit Symbol	Bit Name	Function	RW
	- PRC0	Protect bit 0	Writing to registers CM0, CM1, OCD, FRA0, FRA1, and FRA2 is enabled. 0 : Disables w riting 1 : Enables w riting	RW
	PRC1	Protect bit 1	Writing to registers PM0 and PM1 is enabled. 0 : Disables w riting 1 : Enables w riting	RW
	- PRC2	Protect bit 2	Writing to the PD0 register is enabled. 0 : Disables w riting 1 : Enables w riting ⁽¹⁾	RW
∟	PRC3	Protect bit 3	Writing to registers VCA2, VW0C, VW1C, and VW2C is enabled. 0 : Disables w riting 1 : Enables w riting	RW
	 (b5-b4)	Reserved bits	Set to 0.	RW
	 (b7-b6)	Reserved bits	When read, the content is 0.	RO

1. This bit is set to 0 after writing 1 to the PRC2 bit and executing a write to any address. Since the other bits are not set to 0, set them to 0 by a program.


Figure 11.1 PRCR Register

12. Interrupts

12.1 Interrupt Overview

12.1.1 Types of Interrupts

Figure 12.1 shows the Types of Interrupts.





Maskable Interrupts: The interrupt enable flag (I flag) enables or disables these interrupts. The interrupt priority order can be changed based on the interrupt priority level.
 Non-Maskable Interrupts: The interrupt enable flag (I flag) does not enable or disable these interrupts. The interrupt priority order cannot be changed based on interrupt priority level.

12.1.2 Software Interrupts

A software interrupt is generated when an instruction is executed. Software interrupts are non-maskable.

12.1.2.1 Undefined Instruction Interrupt

The undefined instruction interrupt is generated when the UND instruction is executed.

12.1.2.2 Overflow Interrupt

The overflow interrupt is generated when the O flag is set to 1 (arithmetic operation overflow) and the INTO instruction is executed. Instructions that set the O flag are: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, and SUB.

12.1.2.3 BRK Interrupt

A BRK interrupt is generated when the BRK instruction is executed.

12.1.2.4 INT Instruction Interrupt

An INT instruction interrupt is generated when the INT instruction is executed. The INT instruction can select software interrupt numbers 0 to 63. Software interrupt numbers 3 to 31 are assigned to the peripheral function interrupt. Therefore, the MCU executes the same interrupt routine when the INT instruction is executed as when a peripheral function interrupt is generated. For software interrupt numbers 0 to 31, the U flag is saved to the stack during instruction execution and the U flag is set to 0 (ISP selected) before the interrupt sequence is executed. The U flag is restored from the stack when returning from the interrupt routine. For software interrupt numbers 32 to 63, the U flag does not change state during instruction execution, and the selected SP is used.

12.1.3 Special Interrupts

Special interrupts are non-maskable.

12.1.3.1 Watchdog Timer Interrupt

The watchdog timer interrupt is generated by the watchdog timer. For details of the watchdog timer, refer to **13.** Watchdog Timer.

12.1.3.2 Oscillation Stop Detection Interrupt

The oscillation stop detection interrupt is generated by the oscillation stop detection function. For details of the oscillation stop detection function, refer to **10. Clock Generation Circuit**.

12.1.3.3 Voltage Monitor 1 Interrupt (For N, D Version Only)

The voltage monitor 1 interrupt is generated by the voltage detection circuit. For details of the voltage detection circuit, refer to **6. Voltage Detection Circuit**.

12.1.3.4 Voltage Monitor 2 Interrupt

The voltage monitor 2 interrupt is generated by the voltage detection circuit. For details of the voltage detection circuit, refer to **6. Voltage Detection Circuit**.

12.1.3.5 Single-Step Interrupt, and Address Break Interrupt

Do not use these interrupts. They are for use by development tools only.

12.1.3.6 Address Match Interrupt

The address match interrupt is generated immediately before executing an instruction that is stored at an address indicated by registers RMAD0 to RMAD1 when the AIER0 or AIER1 bit in the AIER register is set to 1 (address match interrupt enable). For details of the address match interrupt, refer to **12.4 Address Match Interrupt**.

12.1.4 Peripheral Function Interrupt

The peripheral function interrupt is generated by the internal peripheral function of the MCU and is a maskable interrupt. Refer to **Table 12.2 Relocatable Vector Tables** for sources of the peripheral function interrupt. For details of peripheral functions, refer to the descriptions of individual peripheral functions.

12.1.5 Interrupts and Interrupt Vectors

There are 4 bytes in each vector. Set the starting address of an interrupt routine in each interrupt vector. When an interrupt request is acknowledged, the CPU branches to the address set in the corresponding interrupt vector. Figure 12.2 shows an Interrupt Vector.

	MSB	LSE
Vector address (L)	Low address Mid address	
	0000	High address
Vector address (H)	0000	0000

12.1.5.1 Fixed Vector Tables

The fixed vector tables are allocated addresses 0FFDCh to 0FFFFh.

Table 12.1 lists the Fixed Vector Tables. The vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to **19.3 Functions to Prevent Rewriting of Flash Memory**.

Interrupt Source	Vector Addresses Address (L) to (H)	Remarks	Reference
Undefined instruction	0FFDCh to 0FFDFh	Interrupt on UND	R8C/Tiny Series Software
		instruction	Manual
Overflow	0FFE0h to 0FFE3h	Interrupt on INTO	
		instruction	
BRK instruction	0FFE4h to 0FFE7h	If the content of address	
		0FFE7h is FFh,	
		program execution	
		starts from the address	
		shown by the vector in	
		the relocatable vector	
		table.	
Address match	0FFE8h to 0FFEBh		12.4 Address Match
			Interrupt
Single step ⁽¹⁾	0FFECh to 0FFEFh		
Watchdog timer,	0FFF0h to 0FFF3h		13. Watchdog Timer
Oscillation stop detection,			10. Clock Generation Circuit
Voltage monitor 1 ⁽²⁾ ,			6. Voltage Detection Circuit
Voltage monitor 2			
Address break ⁽¹⁾	0FFF4h to 0FFF7h		
(Reserved)	0FFF8h to 0FFFBh		
Reset	0FFFCh to 0FFFFh		5. Resets

Table 12.1 Fixed Vector Tables

NOTES:

1. Do not use these interrupts. They are for use by development tools only.

2. For N, D version only.

12.1.5.2 Relocatable Vector Tables

The relocatable vector tables occupy 256 bytes beginning from the starting address set in the INTB register. Table 12.2 lists the Relocatable Vector Tables.

Interrupt Source	Vector Addresses ⁽¹⁾ Address (L) to Address (H)	Software Interrupt Number	Interrupt Control Register	Reference
BRK instruction ⁽³⁾	+0 to +3 (0000h to 0003h)	0	-	R8C/Tiny Series Software Manual
(Reserved)		1 to 2	-	-
(Reserved)		3 to 6	-	-
Timer RC	+28 to +31 (001Ch to 001Fh)	7	TRCIC	14.3 Timer RC
(Reserved)		8 to 9	-	-
Timer RE	+40 to +43 (0028h to 002Bh)	10	TREIC	14.4 Timer RE
(Reserved)		11 to 12	-	_
Key input	+52 to +55 (0034h to 0037h)	13	KUPIC	12.3 Key Input Interrupt
A/D	+56 to +59 (0038h to 003Bh)	14	ADIC	18. A/D Converter
Clock synchronous serial I/O with chip select / I ² C bus interface ⁽²⁾	+60 to +63 (003Ch to 003Fh)	15	SSUIC/IICIC	16.2 Clock Synchronous Serial I/O with Chip Select (SSU), 16.3 I ² C bus Interface
(Reserved)		16	_	-
UART0 transmit	+68 to +71 (0044h to 0047h)	17	SOTIC	15. Serial Interface
UART0 receive	+72 to +75 (0048h to 004Bh)	18	SORIC	
UART1 transmit	+76 to +79 (004Ch to 004Fh)	19	S1TIC	
UART1 receive	+80 to +83 (0050h to 0053h)	20	S1RIC	
(Reserved)		21	_	_
Timer RA	+88 to +91 (0058h to 005Bh)	22	TRAIC	14.1 Timer RA
(Reserved)		23	-	-
Timer RB	+96 to +99 (0060h to 0063h)	24	TRBIC	14.2 Timer RB
INT1	+100 to +103 (0064h to 0067h)	25	INT1IC	12.2 INT Interrupt
INT3	+104 to +107 (0068h to 006Bh)	26	INT3IC	
(Reserved)		27	-	-
(Reserved)		28	-	-
INTO	+116 to +119 (0074h to 0077h)	29	INTOIC	12.2 INT Interrupt
(Reserved)		30	-	-
(Reserved)		31	-	-
Software interrupt ⁽³⁾	+128 to +131 (0080h to 0083h) to +252 to +255 (00FCh to 00FFh)	32 to 63	-	R8C/Tiny Series Software Manual

Table 12.2 Relocatable Vector Tables

NOTES:

1. These addresses are relative to those in the INTB register.

2. The IICSEL bit in the PMR register switches functions.

3. The I flag does not disable these interrupts.

12.1.6 Interrupt Control

The following describes enabling and disabling the maskable interrupts and setting the priority for acknowledgement. The explanation does not apply to nonmaskable interrupts.

Use the I flag in the FLG register, IPL, and bits ILVL2 to ILVL0 in each interrupt control register to enable or disable maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figure 12.3 shows the Interrupt Control Register, Figure 12.4 shows Registers TRCIC and SSUIC/IICIC and Figure 12.5 shows the INTIIC Register (i=0, 1, 3).

	-	Symbol	Address	After Reset	
TREIC		004Ah	XXXXX000b		
KUPIC		004Dh	XXXXX000b		
		ADIC	004Eh	XXXXX000b	
		SOTIC	0051h	XXXXX000b	
		SORIC	0052h	XXXXX000b	
		S1TIC	0053h	XXXXX000b	
		S1RIC	0054h	XXXXX000b	
b7 b6 b5 b4 b3 b2	b1 b0	TRAIC	0056h	XXXXX000b	
		TRBIC	0058h	XXXXX000b	
	ТΓг	Bit Symbol	Bit Name	Function	RW
		ILVL0	Interrupt priority level select bits	b2 b1 b0 0 0 0 : Level 0 (interrupt disable) 0 0 1 : Level 1	RW
		ILVL1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5	RW
		ILVL2		1 1 0 : Level 6 1 1 1 : Level 7	RV
		IR	Interrupt request bit	0 : Requests no interrupt 1 : Requests interrupt	RW
 Nothing is assigned. If necessary, set to 0. 		v, set to 0.			

1. Only 0 can be written to the IR bit. Do not write 1.

2. Rew rite the interrupt control register when the interrupt request which is applicable for its register is not generated. Refer to **12.6.5 Changing Interrupt Control Register Contents**.






Figure 12.4 Registers TRCIC and SSUIC/IICIC

	Symbol	Address	After Reset	
	INT1IC	0059h 005Ah	XX00X000b XX00X000b	
b7 b6 b5 b4 b3 b2 b1 b0	INT3IC			
	INTOIC	005Dh	XX00X000b	
	Bit Symbol	Bit Name	Function	R\
	ILVL0	Interrupt priority level select bits	^{b2 b1 b0} 0 0 0 : Level 0 (interrupt disable) 0 0 1 : Level 1 0 1 0 : Level 2	R\
	LVL1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5	R\
	ILVL2		1 1 0 : Level 6 1 1 1 : Level 7	R\
	- IR	Interrupt request bit	0 : Requests no interrupt 1 : Requests interrupt	RW
	POL	Polarity switch bit ⁽⁴⁾	0 : Selects falling edge 1 : Selects rising edge ⁽³⁾	R\
	(b5)	Reserved bit	Set to 0.	R\
	 (b7-b6)	Nothing is assigned. If necessary, When read, the content is undefine		-

2. Rew rite the interrupt control register when the interrupt request which is applicable for the register is not generated. Refer to **12.6.5 Changing Interrupt Control Register Contents**.

- 3. If the INTIPL bit in the INTEN register is set to 1 (both edges), set the POL bit to 0 (selects falling edge).
- 4. The IR bit may be set to 1 (requests interrupt) when the POL bit is rew ritten. Refer to **12.6.4 Changing Interrupt Sources.**



12.1.6.1 | Flag

The I flag enables or disables maskable interrupts. Setting the I flag to 1 (enabled) enables maskable interrupts. Setting the I flag to 0 (disabled) disables all maskable interrupts.

12.1.6.2 IR Bit

The IR bit is set to 1 (interrupt requested) when an interrupt request is generated. Then, when the interrupt request is acknowledged and the CPU branches to the corresponding interrupt vector, the IR bit is set to 0 (= interrupt not requested).

The IR bit can be set to 0 by a program. Do not write 1 to this bit.

However, the IR bit operations of the timer RC Interrupt, Clock Synchronous Serial I/O with Chip Select Interrupt and the I²C bus Interface Interrupt are different. Refer to 12.5 Timer RC Interrupt, Clock Synchronous Serial I/O with Chip Select Interrupts, and I²C bus Interface Interrupt (Interrupts with Multiple Interrupt Request Sources).

12.1.6.3 ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using bits ILVL2 to ILVL0.

Table 12.3 lists the Settings of Interrupt Priority Levels and Table 12.4 lists the Interrupt Priority Levels Enabled by IPL.

The following are conditions under which an interrupt is acknowledged:

- I flag = 1
- IR bit = 1
- Interrupt priority level > IPL

The I flag, IR bit, bits ILVL2 to ILVL0, and IPL are independent of each other. They do not affect one another.

Table 12.3Settings of Interrupt Priority
Levels

ILVL2 to ILVL0 Bits	Interrupt Priority Level	Priority Order
000b	Level 0 (interrupt disabled) –	
001b	Level 1	Low
010b	Level 2	
011b	Level 3	
100b	Level 4	
101b	Level 5	
110b	Level 6	V
111b	Level 7	High

Table 12.4	Interrupt Priority Levels Enabled by
	IPL

IPL	Enabled Interrupt Priority Levels
000b	Interrupt level 1 and above
001b	Interrupt level 2 and above
010b	Interrupt level 3 and above
011b	Interrupt level 4 and above
100b	Interrupt level 5 and above
101b	Interrupt level 6 and above
110b	Interrupt level 7 and above
111b	All maskable interrupts are disabled

12.1.6.4 Interrupt Sequence

An interrupt sequence is performed between an interrupt request acknowledgement and interrupt routine execution.

When an interrupt request is generated while an instruction is being executed, the CPU determines its interrupt priority level after the instruction is completed. The CPU starts the interrupt sequence from the following cycle. However, for the SMOVB, SMOVF, SSTR, or RMPA instructions, if an interrupt request is generated while the instruction is being executed, the MCU suspends the instruction to start the interrupt sequence. The interrupt sequence is performed as indicated below.

Figure 12.6 shows the Time Required for Executing Interrupt Sequence.

- (1) The CPU gets interrupt information (interrupt number and interrupt request level) by reading address 00000h. The IR bit for the corresponding interrupt is set to 0 (interrupt not requested).⁽²⁾
- (2) The FLG register is saved to a temporary register⁽¹⁾ in the CPU immediately before entering the interrupt sequence.
- (3) The I, D and U flags in the FLG register are set as follows: The I flag is set to 0 (interrupts disabled). The D flag is set to 0 (single-step interrupt disabled). The U flag is set to 0 (ISP selected). However, the U flag does not change state if an INT instruction for software interrupt number 32 to 63 is executed.
 (4) The CPU's interrel terme representation (1) is even d to the stack.
- (4) The CPU's internal temporary register⁽¹⁾ is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the acknowledged interrupt is set in the IPL.
- (7) The starting address of the interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, instructions are executed from the starting address of the interrupt routine.

CPU Clock	
Address Bus	Address Undefined X SP-2 X SP-4 X SP-3 X VEC V EC+1 V EC+2 PC
Data Bus	Interrupt Undefined VSP-2 Contents Contents Contents Contents Contents Contents Contents Contents Contents
RD	
WR	
The inc	determinate state depends on the instruction queue buffer. A read cycle occurs when the instruction queue buffer is
ready t	o acknowledge instructions.

Figure 12.6 Time Required for Executing Interrupt Sequence

NOTES:

- 1. This register cannot be used by user.
- 2. Refer to **12.5 Timer RC Interrupt, Clock Synchronous Serial I/O with Chip Select Interrupts, and I²C bus Interface Interrupt (Interrupts with Multiple Interrupt Request Sources)** for the IR bit operations of the timer RC Interrupt, Clock Synchronous Serial I/O with Chip Select Interrupt, and the I²C bus Interface Interrupt.

12.1.6.5 Interrupt Response Time

Figure 12.7 shows the Interrupt Response Time. The interrupt response time is the period between an interrupt request generation and the execution of the first instruction in the interrupt routine. The interrupt response time includes the period between interrupt request generation and the completion of execution of the instruction (refer to (a) in **Figure 12.7**) and the period required to perform the interrupt sequence (20 cycles, refer to (b) in **Figure 12.7**).




Figure 12.7 Interrupt Response Time

12.1.6.6 IPL Change when Interrupt Request is Acknowledged

When an interrupt request of a maskable interrupt is acknowledged, the interrupt priority level of the acknowledged interrupt is set in the IPL.

When a software interrupt or special interrupt request is acknowledged, the level listed in Table 12.5 is set in the IPL.

Table 12.5 lists the IPL Value When Software or Special Interrupt Is Acknowledged.

Table 12.5 IPL Value When Software or Special Interrupt Is Acknowledged

Value Set in IPL
7
Not changed

NOTE:

1. For N, D version only.

12.1.6.7 Saving a Register

In the interrupt sequence, the FLG register and PC are saved to the stack.

After an extended 16 bits, 4 high-order bits in the PC and 4 high-order (IPL) and 8 low-order bits in the FLG register, are saved to the stack, the 16 low-order bits in the PC are saved.

Figure 12.8 shows the Stack State Before and After Acknowledgement of Interrupt Request.

The other necessary registers are saved by a program at the beginning of the interrupt routine. The PUSHM instruction can save several registers in the register bank being currently $used^{(1)}$ with a single instruction.

NOTE:

1. Selectable from registers R0, R1, R2, R3, A0, A1, SB, and FB.




Figure 12.8 Stack State Before and After Acknowledgement of Interrupt Request

The register saving operation, which is performed as part of the interrupt sequence, saved in 8 bits at a time in four steps.

Figure 12.9 shows the Register Saving Operation.




Figure 12.9 Register Saving Operation

12.1.6.8 Returning from an Interrupt Routine

When the REIT instruction is executed at the end of an interrupt routine, the FLG register and PC, which have been saved to the stack, are automatically restored. The program, that was running before the interrupt request was acknowledged, starts running again.

Restore registers saved by a program in an interrupt routine using the POPM instruction or others before executing the REIT instruction.

12.1.6.9 Interrupt Priority

If two or more interrupt requests are generated while a single instruction is being executed, the interrupt with the higher priority is acknowledged.

Set bits ILVL2 to ILVL0 to select the desired priority level for maskable interrupts (peripheral functions). However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, and the higher priority interrupts acknowledged.

The priority levels of special interrupts, such as reset (reset has the highest priority) and watchdog timer, are set by hardware.

Figure 12.10 shows the Priority Levels of Hardware Interrupts.

The interrupt priority does not affect software interrupts. The MCU jumps to the interrupt routine when the instruction is executed.




Figure 12.10 Priority Levels of Hardware Interrupts

12.1.6.10 Interrupt Priority Judgement Circuit

The interrupt priority judgement circuit selects the highest priority interrupt, as shown in Figure 12.11.




Figure 12.11 Interrupt Priority Level Judgement Circuit

12.2 INT Interrupt

12.2.1 **INTi** Interrupt (i = 0, 1, 3)

The \overline{INTi} interrupt is generated by an \overline{INTi} input. When using the \overline{INTi} interrupt, the INTIEN bit in the INTEN register is set to 1 (enable). The edge polarity is selected using the INTIPL bit in the INTEN register and the POL bit in the INTIC register.

Inputs can be passed through a digital filter with three different sampling clocks.

Table 12.6 lists the Pin Configuration of \overline{INT} Interrupt. Figure 12.12 shows the INTEN Register. Figure 12.13 shows the INTF Register.

Table 12.6 Pin Configuration of INT Interrupt

Pin name	Input/Output	Function
INT0 (P4_5)	Input	INT0 interrupt input, Timer RB external trigger input, Timer RC pulse output forced cutoff input
INT1 (P1_5, P1_7, or P3_6) ⁽¹⁾	Input	INT1 interrupt input
INT3 (P3_3)	Input	INT3 interrupt input

NOTE:

1. The INT1 pin is selected by the INT1SEL bit in the PMR register and the TIOSEL bit in the TRAIOC register. Refer to **7. Programmable I/O Ports** for details.

	Symbol INTEN	Address 00F9h	After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	INTOEN	INTO input enable bit	0 : Disable 1 : Enable	RW
	INT0PL	INTO input polarity select bit ^(1,2)	0 : One edge 1 : Both edges	RW
	INT1EN	INT1 input enable bit	0 : Disable 1 : Enable	RW
	INT1PL	INT1 input polarity select bit ^(1,2)	0 : One edge 1 : Both edges	RW
	 (b5-b4)	Reserved bits	Set to 0.	RW
	INT3EN	INT3 input enable bit	0 : Disable 1 : Enable	RW
	INT3PL	INT3 input polarity select bit ^(1,2)	0 : One edge 1 : Both edges	RW

2. The IR bit in the INTIC register may be set to 1 (requests interrupt) when the INTIPL bit is rew ritten. Refer to **12.6.4** Changing Interrupt Sources.

Figure 12.12 INTEN Register




Figure 12.13 INTF Register

12.2.2 **INTi** Input Filter (i = 0, 1, 3)

The \overline{INTi} input contains a digital filter. The sampling clock is selected by bits INTiF1 to INTiF0 in the INTF register. The IR bit in the INTIIC register is set to 1 (interrupt requested) when the \overline{INTi} level is sampled for every sampling clock and the sampled input level matches three times.

Figure 12.14 shows the Configuration of \overline{INTi} Input Filter. Figure 12.15 shows an Operating Example of \overline{INTi} Input Filter.




Figure 12.14 Configuration of INTi Input Filter




Figure 12.15 Operating Example of INTi Input Filter

12.3 Key Input Interrupt

A key input interrupt request is generated by one of the input edges of the $\overline{K10}$ to $\overline{K13}$ pins. The key input interrupt can be used as a key-on wake-up function to exit wait or stop mode.

The KIiEN (i = 0 to 3) bit in the KIEN register can select whether the pins are used as $\overline{\text{KIi}}$ input. The KIiPL bit in the KIEN register can select the input polarity.

When inputting "L" to the $\overline{\text{KIi}}$ pin which sets the KIiPL bit to 0 (falling edge), the input of the other pins $\overline{\text{K10}}$ to $\overline{\text{K13}}$ is not detected as interrupts. Also, when inputting "H" to the $\overline{\text{KIi}}$ pin, which sets the KIiPL bit to 1 (rising edge), the input of the other pins $\overline{\text{K10}}$ to $\overline{\text{K13}}$ is not detected as interrupts.

Figure 12.16 shows a Block Diagram of Key Input Interrupt.




Figure 12.16 Block Diagram of Key Input Interrupt

b7 b6 b5	5 b4 b3 b2 b1 b0	Symbol	Address	After Reset	
╈	┶┯┹┲╋	KIEN	00FBh	00h	
		Bit Symbol	Bit Name	Function	RW
		- KIOEN	Kl0 input enable bit	0 : Disable 1 : Enable	RW
		KIOPL	KI0 input polarity select bit	0 : Falling edge 1 : Rising edge	RW
		KI1EN	KI1 input enable bit	0 : Disable 1 : Enable	RW
		KI1PL	KI1 input polarity select bit	0 : Falling edge 1 : Rising edge	RW
		KI2EN	Kl2 input enable bit	0 : Disable 1 : Enable	RW
		KI2PL	Kl2 input polarity select bit	0 : Falling edge 1 : Rising edge	RW
		KI3EN	Kl3 input enable bit	0 : Disable 1 : Enable	RW
		KI3PL	Kl3 input polarity select bit	0 : Falling edge 1 : Rising edge	RW

Figure 12.17 KIEN Register

12.4 Address Match Interrupt

An address match interrupt request is generated immediately before execution of the instruction at the address indicated by the RMADi register (i = 0 or 1). This interrupt is used as a break function by the debugger. When using the on-chip debugger, do not set an address match interrupt (registers of AIER, RMAD0, and RMAD1 and fixed vector tables) in a user system.

Set the starting address of any instruction in the RMADi register. Bits AIER0 and AIER1 in the AIER0 register can be used to select enable or disable of the interrupt. The I flag and IPL do not affect the address match interrupt. The value of the PC (refer to **12.1.6.7 Saving a Register** for the value of the PC) which is saved to the stack when an address match interrupt is acknowledged varies depending on the instruction at the address indicated by the RMADi register. (The appropriate return address is not saved on the stack.) When returning from the address match interrupt, return by one of the following means:

- Change the content of the stack and use the REIT instruction.
- Use an instruction such as POP to restore the stack as it was before the interrupt request was acknowledged. Then use a jump instruction.

Table 12.7 lists the Values of PC Saved to Stack when Address Match Interrupt is Acknowledged. Figure 12.18 shows Registers AIER and RMAD0 to RMAD1.

Table 12.7 Values of PC Saved to Stack when Address Match Interrupt is Acknowledged

	Address Indicated by RMADi Register (i = 0 or 1)					PC Value Saved ⁽¹⁾
 Instruction 	Instruction with 2-byte operation code ⁽²⁾					Address indicated by
 Instruction 	Instruction with 1-byte operation code ⁽²⁾					RMADi register + 2
ADD.B:S	#IMM8,dest	SUB.B:S	#IMM8,dest	AND.B:S	#IMM8,dest	
OR.B:S	#IMM8,dest	MOV.B:S	#IMM8,dest	STZ	#IMM8,dest	
STNZ	#IMM8,dest	STZX	#IMM81,#IM	M82,dest		
CMP.B:S	#IMM8,dest	PUSHM	src	POPM	dest	
JMPS	#IMM8	JSRS	#IMM8			
MOV.B:S #IMM,dest (however, dest = A0 or A1)						
Instructions	other than the	above				Address indicated by
						RMADi register + 1

NOTES:

- 1. Refer to the 12.1.6.7 Saving a Register for the PC value saved.
- 2. Operation code: Refer to the R8C/Tiny Series Software Manual (REJ09B0001).

Chapter 4. Instruction Code/Number of Cycles contains diagrams showing operation code below each syntax. Operation code is shown in the bold frame in the diagrams.

Table 12.8	Correspondence Between Addre	ess Match Interrupt Sources and	Associated Registers

Address Match Interrupt Source	Address Match Interrupt Enable Bit	Address Match Interrupt Register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1




Figure 12.18 Registers AIER and RMAD0 to RMAD1

12.5 Timer RC Interrupt, Clock Synchronous Serial I/O with Chip Select Interrupts, and I²C bus Interface Interrupt (Interrupts with Multiple Interrupt Request Sources)

The timer RC interrupt, clock synchronous serial I/O with chip select interrupt, and I²C bus interface interrupt each have multiple interrupt request sources. An interrupt request is generated by the logical OR of several interrupt request factors and is reflected in the IR bit in the corresponding interrupt control register. Therefore, each of these peripheral functions has its own interrupt request source status register (status register) and interrupt request source enable register (enable register) to control the generation of interrupt requests (change the IR bit in the interrupt control register). Table 12.9 lists the Registers Associated with Timer RC Interrupt, Clock Synchronous Serial I/O with Chip Select Interrupt, and I²C bus Interface Interrupt and Figure 12.19 shows a Block Diagram of Timer RC Interrupt.

Table 12.9	Registers Associated with Timer RC Interrupt, Clock Synchronous Serial I/O with
	Chip Select Interrupt, and I ² C bus Interface Interrupt

	Status Register of Interrupt Request Source	Enable Register of Interrupt Request Source	Interrupt Control Register
Timer RC	TRCSR	TRCIER	TRCIC
Clock synchronous serial I/O with chip select	SSSR	SSER	SSUIC
I ² C bus interface	ICSR	ICIER	IICIC




Figure 12.19 Block Diagram of Timer RC Interrupt

As with other maskable interrupts, the timer RC interrupt, clock synchronous serial I/O with chip select interrupt, and I²C bus interface interrupt are controlled by the combination of the I flag, IR bit, bits ILVL0 to ILVL2, and IPL. However, since each interrupt source is generated by a combination of multiple interrupt request sources, the following differences from other maskable interrupts apply:

- When bits in the enable register corresponding to bits set to 1 in the status register are set to 1 (enable interrupt), the IR bit in the interrupt control register is set to 1 (interrupt requested).
- When either bits in the status register or bits in the enable register corresponding to bits in the status register, or both, are set to 0, the IR bit is set to 0 (interrupt not requested). Basically, even though the interrupt is not acknowledged after the IR bit is set to 1, the interrupt request will not be maintained. Also, the IR bit is not set to 0 even if 0 is written to the IR bit.
- Individual bits in the status register are not automatically set to 0 even if the interrupt is acknowledged. Therefore, the IR bit is also not automatically set to 0 when the interrupt is acknowledged. Set each bit in the status register to 0 in the interrupt routine. Refer to the status register figure for how to set individual bits in the status register to 0.
- When multiple bits in the enable register are set to 1 and other request sources are generated after the IR bit is set to 1, the IR bit remains 1.
- When multiple bits in the enable register are set to 1, determine by the status register which request source causes an interrupt.

Refer to chapters of the individual peripheral functions (14.3 Timer RC, 16.2 Clock Synchronous Serial I/O with Chip Select (SSU) and 16.3 I²C bus Interface) for the status register and enable register. Refer to 12.1.6 Interrupt Control for the interrupt control register.

12.6 Notes on Interrupts

12.6.1 Reading Address 00000h

Do not read address 00000h by a program. When a maskable interrupt request is acknowledged, the CPU reads interrupt information (interrupt number and interrupt request level) from 00000h in the interrupt sequence. At this time, the acknowledged interrupt IR bit is set to 0.

If address 00000h is read by a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to 0. This may cause the interrupt to be canceled, or an unexpected interrupt to be generated.

12.6.2 SP Setting

Set any value in the SP before an interrupt is acknowledged. The SP is set to 0000h after reset. Therefore, if an interrupt is acknowledged before setting a value in the SP, the program may run out of control.

12.6.3 External Interrupt and Key Input Interrupt


Either "L" level or an "H" level of width shown in the Electrical Characteristics is necessary for the signal input to pins $\overline{INT0}$, $\overline{INT1}$, $\overline{INT3}$ and pins $\overline{K10}$ to $\overline{K13}$, regardless of the CPU clock.

For details, refer to Table 20.21 (VCC = 5V), Table 20.27 (VCC = 3V), Table 20.33 (VCC = 2.2V), Table 20.52 (VCC = 5V), Table 20.58 (VCC = 3V) External Interrupt INTi (i = 0, 1, 3) Input.

12.6.4 **Changing Interrupt Sources**

The IR bit in the interrupt control register may be set to 1 (interrupt requested) when the interrupt source changes. When using an interrupt, set the IR bit to 0 (no interrupt requested) after changing the interrupt source. In addition, changes of interrupt sources include all factors that change the interrupt sources assigned to individual software interrupt numbers, polarities, and timing. Therefore, if a mode change of a peripheral function involves interrupt sources, edge polarities, and timing, set the IR bit to 0 (no interrupt requested) after the change. Refer to the individual peripheral function for its related interrupts.

Figure 12.20 shows an Example of Procedure for Changing Interrupt Sources.



12.6.5 Changing Interrupt Control Register Contents

- (a) The contents of an interrupt control register can only be changed while no interrupt requests corresponding to that register are generated. If interrupt requests may be generated, disable interrupts before changing the interrupt control register contents.
- (b) When changing the contents of an interrupt control register after disabling interrupts, be careful to choose appropriate instructions.

Changing any bit other than IR bit

If an interrupt request corresponding to a register is generated while executing the instruction, the IR bit may not be set to 1 (interrupt requested), and the interrupt request may be ignored. If this causes a problem, use the following instructions to change the register: AND, OR, BCLR, BSET **Changing IR bit**

If the IR bit is set to 0 (interrupt not requested), it may not be set to 0 depending on the instruction used. Therefore, use the MOV instruction to set the IR bit to 0.

(c) When disabling interrupts using the I flag, set the I flag as shown in the sample programs below. Refer to (b) regarding changing the contents of interrupt control registers by the sample programs.

Sample programs 1 to 3 are for preventing the I flag from being set to 1 (interrupts enabled) before the interrupt control register is changed for reasons of the internal bus or the instruction queue buffer.

Example 1: Use NOP instructions to prevent I flag from being set to 1 before interrupt control register is changed

INT_SWITC	H1:	
FCLR	Ι	; Disable interrupts
AND.B	#00H,0056H	; Set TRAIC register to 00h
NOP		;
NOP		
FSET	Ι	; Enable interrupts

Example 2: Use dummy read to delay FSET instruction

INT_SWITCH2:

FCLR	Ι	; Disable interrupts
AND.B	#00H,0056H	; Set TRAIC register to 00h
MOV.W	MEM,R0	; <u>Dummy read</u>
FSET	Ι	; Enable interrupts

Example 3: Use POPC instruction to change I flag

H3:	
FLG	
Ι	; Disable interrupts
#00H,0056H	; Set TRAIC register to 00h
FLG	; Enable interrupts
	FLG I #00H,0056H

13. Watchdog Timer

The watchdog timer is a function that detects when a program is out of control. Use of the watchdog timer is recommended to improve the reliability of the system. The watchdog timer contains a 15-bit counter and allows selection of count source protection mode enable or disable.

Table 13.1 lists information on the Count Source Protection Mode.

Refer to 5.7 Watchdog Timer Reset for details on the watchdog timer.

Figure 13.1 shows the Block Diagram of Watchdog Timer. Figure 13.2 shows Registers OFS and WDC. Figure 13.3 shows Registers WDTR, WDTS, and CSPR.

	Table 13.1	Count Source	Protection	Mode
--	------------	---------------------	------------	------

ltem	Count Source Protection	Count Source Protection	
nem	Mode Disabled	Mode Enabled	
Count source	CPU clock	Low-speed on-chip oscillator	
		clock	
Count operation	Decrement		
Count start condition	Either of the following can be selected		
	 After reset, count starts automatically 		
	Count starts by writing to WDTS register		
Count stop condition	Stop mode, wait mode	None	
Reset condition of watchdog	• Reset		
timer	Write 00h to the WDTR register before writing FFh		
	• Underflow		
Operation at the time of underflow	Watchdog timer interrupt or	Watchdog timer reset	
	watchdog timer reset		




Figure 13.1 Block Diagram of Watchdog Timer

b7 b6 b5 b4 b	o3 b2 b1 b0				
		Symbol OFS	Address 0FFFFh	When Shipping FFh ⁽³⁾	
		Bit Symbol	Bit Name	Function	RW
		WDTON	Watchdog timer start select bit	0 : Starts w atchdog timer automatically after reset 1 : Watchdog timer is inactive after reset	RW
		(b1)	Reserved bit	Set to 1.	RW
		ROMCR	ROM code protect disabled bit	0 : ROM code protect disabled 1 : ROMCP1 enabled	RV
		ROMCP1	ROM code protect bit	0 : ROM code protect enabled 1 : ROM code protect disabled	RV
		(b4)	Reserved bit	Set to 1.	RW
		LV DOON	Voltage detection 0 circuit start bit ^(2, 4)	 0 : Voltage monitor 0 reset enabled after hardw are reset 1 : Voltage monitor 0 reset disabled after hardw are reset 	RV
		LVD10N	Voltage detection 1 circuit start bit ^(5, 6)	 0 : Voltage monitor 1 reset enabled after hardw are reset 1 : Voltage monitor 1 reset disabled after hardw are reset 	RW
		CSPROINI	Count source protect mode after reset select bit	0 : Count source protect mode enabled after reset 1 : Count source protect mode disabled after reset	RV


NOTES:


- 1. The OFS register is on the flash memory. Write to the OFS register with a program. After writing is completed, do not w rite additions to the OFS register.
- 2. The LVD0ON bit setting is valid only by a hardware reset. To use the pow er-on reset, set the LVD0ON bit to 0 (voltage monitor 0 reset enabled after hardw are reset).
- 3. If the block including the OFS register is erased, FFh is set to the OFS register.
- 4. For N, D version only. For J, K version, set the LV DOON bit to 1 (voltage monitor 0 reset disabled after hardw are reset).
- 5. The LVD1ON bit setting is valid only by a hardw are reset. When the pow er-on reset function is used, set the LVD1ON bit to 0 (voltage monitor 1 reset enabled after hardw are reset).
- 6. For J, K version only. For N, D version, set the LVD1ON bit to 1 (voltage monitor 1 reset disabled after hardw are reset).

Watchdog Timer Control Register

b7 b6 b5 b4 b3 b2 b1 b0	Symbol WDC	Address 000Fh	After Reset 00X11111b	
	Bit Symbol	Bit Name	Function	RW
	 (b4-b0)	High-order bits of wate	shdog timer	RO
	(b5)	Reserved bit	Set to 0. When read, the content is undefined.	RW
	(b6)	Reserved bit	Set to 0.	RW
	WDC7	Prescaler select bit	0 : Divide-by-16 1 : Divide-by-128	RW

Figure 13.2 **Registers OFS and WDC**





13.1 Count Source Protection Mode Disabled

The count source of the watchdog timer is the CPU clock when count source protection mode is disabled. Table 13.2 lists the Specifications of Watchdog Timer (with Count Source Protection Mode Disabled).

Table 13.2	Specifications of Watchdog Timer (with Count Source Protection Mode Disabled)
------------	---

Item	Specification
Count source	CPU clock
Count operation	Decrement
Period	Division ratio of prescaler (n) × count value of watchdog timer (32768) ⁽¹⁾ CPU clock
	n: 16 or 128 (selected by WDC7 bit in WDC register)
	Example: When the CPU clock frequency is 16 MHz and prescaler divides by 16, the period is approximately 32.8 ms
Count start condition	The WDTON bit ⁽²⁾ in the OFS register (0FFFFh) selects the operation of the watchdog timer after a reset
	 When the WDTON bit is set to 1 (watchdog timer is in stop state after reset) The watchdog timer and prescaler stop after a reset and the count
	starts when the WDTS register is written to
	• When the WDTON bit is set to 0 (watchdog timer starts automatically after exiting)
	The watchdog timer and prescaler start counting automatically after a reset
Reset condition of watchdog	• Reset
timer	Write 00h to the WDTR register before writing FFh
	• Underflow
Count stop condition	Stop and wait modes (inherit the count from the held value after exiting modes)
Operation at time of underflow	• When the PM12 bit in the PM1 register is set to 0
	Watchdog timer interrupt
	 When the PM12 bit in the PM1 register is set to 1
	Watchdog timer reset (Refer to 5.7 Watchdog Timer Reset)

NOTES:

- 1. The watchdog timer is reset when 00h is written to the WDTR register before FFh. The prescaler is reset after the MCU is reset. Some errors in the period of the watchdog timer may be caused by the prescaler.
- 2. The WDTON bit cannot be changed by a program. To set the WDTON bit, write 0 to bit 0 of address 0FFFFh with a flash programmer.

13.2 Count Source Protection Mode Enabled

The count source of the watchdog timer is the low-speed on-chip oscillator clock when count source protection mode is enabled. If the CPU clock stops when a program is out of control, the clock can still be supplied to the watchdog timer.

Table 13.3 lists the Specifications of Watchdog Timer (with Count Source Protection Mode Enabled).

Table 13.3	Specifications of Watchdog Timer (with Count Source Protection Mode Enabled)
------------	--

Item	Specification
Count source	Low-speed on-chip oscillator clock
Count operation	Decrement
Period	Count value of watchdog timer (4096) Low-speed on-chip oscillator clock Example: Period is approximately 32.8 ms when the low-speed on-chip oscillator clock frequency is 125 kHz
Count start condition	 The WDTON bit⁽¹⁾ in the OFS register (0FFFFh) selects the operation of the watchdog timer after a reset. When the WDTON bit is set to 1 (watchdog timer is in stop state after reset) The watchdog timer and prescaler stop after a reset and the count starts when the WDTS register is written to When the WDTON bit is set to 0 (watchdog timer starts automatically after reset) The watchdog timer and prescaler start counting automatically after a reset
Reset condition of watchdog	• Reset
timer	 Write 00h to the WDTR register before writing FFh Underflow
Count stop condition	None (The count does not stop in wait mode after the count starts. The MCU does not enter stop mode.)
Operation at time of underflow	Watchdog timer reset (Refer to 5.7 Watchdog Timer Reset)
Registers, bits	 When setting the CSPPRO bit in the CSPR register to 1 (count source protection mode is enabled)⁽²⁾, the following are set automatically Set 0FFFh to the watchdog timer Set the CM14 bit in the CM1 register to 0 (low-speed on-chip oscillator on) Set the PM12 bit in the PM1 register to 1 (The watchdog timer is reset when watchdog timer underflows) The following conditions apply in count source protection mode Writing to the CM10 bit in the CM1 register is disabled (It remains unchanged even if it is set to 1. The MCU does not enter stop mode.) Writing to the CM14 bit in the CM1 register is disabled (It remains unchanged even if it is set to 1. The low-speed on-chip oscillator does not stop.)

NOTES:

- 1. The WDTON bit cannot be changed by a program. To set the WDTON bit, write 0 to bit 0 of address 0FFFFh with a flash programmer.
- Even if 0 is written to the CSPROINI bit in the OFS register, the CSPRO bit is set to 1. The CSPROINI bit cannot be changed by a program. To set the CSPROINI bit, write 0 to bit 7 of address 0FFFFh with a flash programmer.

14. Timers

The microcomputer contains two 8-bit timers with 8-bit prescaler, a 16-bit timer, and a timer with a 4-bit counter, and an 8-bit counter. The two 8-bit timers with the 8-bit prescaler contain Timer RA and Timer RB. These timers contain a reload register to memorize the default value of the counter. The 16-bit timer is Timer RC which contains the input capture and output compare. The 4 and 8-bit counters are Timer RE which contains the output compare. All these timers operate independently.

Table 14.1 lists Functional Comparison of Timers.

Item		Timer RA	Timer RB	Timer RC	Timer RE
Configuration		8-bit timer with 8- bit prescaler (with reload register)	8-bit timer with 8- bit prescaler (with reload register)	16-bit free-run timer (with input capture and output compare)	4-bit counter 8-bit counter
Count		Decrement	Decrement	Increment	Increment
Count source ⁽¹⁾		• f1 • f2 • f8 • fOCO • fC32	• f1 • f2 • f8 • Timer RA underflow	• f1 • f2 • f4 • f8 • f32 • fOCO40M • TRCCLK	• f4 • f8 • f32 • fC4
Function	Timer Mode	provided	provided	provided (input capture function, output compare function)	not provided
	Pulse Output Mode	provided	not provided	not provided	not provided
	Event Counter Mode	provided	not provided	not provided	not provided
	Pulse Width Measurement Mode	provided	not provided	not provided	not provided
	Pulse Period Measurement Mode	provided	not provided	not provided	not provided
	Programmable Waveform Generation Mode	not provided	provided	not provided	not provided
	Programmable One-Shot generation Mode	not provided	provided	not provided	not provided
	Programmable Wait One-Shot Generation Mode	not provided	provided	not provided	not provided
	Input Capture Mode	not provided	not provided	provided	not provided
	Output Compare Mode	not provided	not provided	provided	provided
	PWM Mode	not provided	not provided	provided	not provided
	PWM2 Mode	not provided	not provided	provided	not provided
	Real-Time Clock Mode	not provided	not provided	not provided	provided ⁽²⁾
Input Pin		TRAIO	INT0	INTO, TRCCLK, TRCTRG TRCIOA, TRCIOB, TRCIOC, TRCIOD	-
Output Pi		TRAO TRAIO	TRBO	TRCIOA, TRCIOB, TRCIOC, TRCIOD	TREO
Related Interrupt		Timer RA interrupt INT1 interrupt	Timer RB interrupt INT0 interrupt	Compare Match / Input Capture A to D interrupt Overflow interrupt INT0 interrupt	Timer RE interrupt
Timer Stop		provided	provided	provided	provided

Table 14.1	Functional Comparison of Timers
------------	---------------------------------

NOTES:

1. For J, K version, fC4 and fC32 cannot be selected.

2. For N, D version only.

14.1 Timer RA

Timer RA is an 8-bit timer with an 8-bit prescaler.

The prescaler and timer each consist of a reload register and counter. The reload register and counter are allocated at the same address, and can be accessed when accessing registers TRAPRE and TRA (refer to **Tables 14.2 to 14.6 the Specifications of Each Mode**).

The count source for timer RA is the operating clock that regulates the timing of timer operations such as counting and reloading.

Figure 14.1 shows a Block Diagram of Timer RA. Figures 14.2 and 14.3 show the registers associated with timer RA.

Timer RA contains the following five operating modes:

- Timer mode: The timer counts the internal count source.
 - The timer counts the internal count source and outputs pulses which invert the polarity by underflow of the timer.
- Event counter mode:

• Pulse output mode:

- The timer counts external pulses.
- Pulse width measurement mode: The timer measures the pulse width of an external pulse.
- Pulse period measurement mode:
- The timer measures the pulse period of an external pulse.







Figure 14.1 Block Diagram of Timer RA







14.1.1 Timer Mode

In this mode, the timer counts an internally generated count source (refer to **Table 14.2 Specifications of Timer Mode**).

Figure 14.4 shows the TRAIOC Register in Timer Mode.

Table 14.2	Specifications of	Timer Mode

Item	Specification
Count sources	f1, f2, f8, fOCO, fC32 ⁽¹⁾
Count operations	• Decrement
	• When the timer underflows, the contents of the reload register are reloaded and the count is continued.
Divide ratio	1/(n+1)(m+1)
	n: Value set in TRAPRE register, m: Value set in TRA register
Count start condition	1 (count starts) is written to the TSTART bit in the TRACR register.
Count stop conditions	 0 (count stops) is written to the TSTART bit in the TRACR register.
	 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.
Interrupt request	When timer RA underflows [timer RA interrupt].
generation timing	
INT1/TRAIO pin function	Programmable I/O port, or INT1 interrupt input
TRAO pin function	Programmable I/O port
Read from timer	The count value can be read by reading registers TRA and TRAPRE.
Write to timer	When registers TRAPRE and TRA are written while the count is stopped,
	values are written to both the reload register and counter.
	When registers TRAPRE and TRA are written during the count, values are
	written to the reload register and counter (refer to 14.1.1.1 Timer Write
	Control during Count Operation).

NOTE:

1. For J, K version, fC32 cannot be selected.


b7 b6 b5 b4 b3 b2 b1 b0				
XX0000000	Symbol	Address	After Reset	
	TRAIOC	0101h	00h	
	Bit Symbol	Bit Name	Function	RW
	TEDGSEL	TRAIO polarity switch bit	Set to 0 in timer mode.	RW
└─	TOPCR	TRAIO output control bit		RW
	TOENA	TRAO output enable bit		RW
	TIOSEL	INT1/TRAIO select bit	0 : ĪNT1/TRAIO pin (P1_7) 1 : ĪNT1/TRAIO pin (P1_5)	RW
	TIPF0	TRAIO input filter select bits	Set to 0 in timer mode.	RW
	TIPF1	1		RVV



14.1.1.1 Timer Write Control during Count Operation

Timer RA has a prescaler and a timer (which counts the prescaler underflows). The prescaler and timer each consist of a reload register and a counter. When writing to the prescaler or timer, values are written to both the reload register and counter.

However, values are transferred from the reload register to the counter of the prescaler in synchronization with the count source. In addition, values are transferred from the reload register to the counter of the timer in synchronization with prescaler underflows. Therefore, if the prescaler or timer is written to when count operation is in progress, the counter value is not updated immediately after the WRITE instruction is executed. Figure 14.5 shows an Operating Example of Timer RA when Counter Value is Rewritten during Count Operation.



14.1.2 Pulse Output Mode

In pulse output mode, the internally generated count source is counted, and a pulse with inverted polarity is output from the TRAIO pin each time the timer underflows (refer to **Table 14.3 Specifications of Pulse Output Mode**).

Figure 14.6 shows the TRAIOC Register in Pulse Output Mode.

 Table 14.3
 Specifications of Pulse Output Mode

Item	Specification
Count sources	f1, f2, f8, fOCO, fC32 ⁽²⁾
Count operations	• Decrement
	• When the timer underflows, the contents in the reload register is reloaded
	and the count is continued.
Divide ratio	1/(n+1)(m+1)
	n: Value set in TRAPRE register, m: Value set in TRA register
Count start condition	1 (count starts) is written to the TSTART bit in the TRACR register.
Count stop conditions	 0 (count stops) is written to the TSTART bit in the TRACR register.
	 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.
Interrupt request	When timer RA underflows [timer RA interrupt].
generation timing	
INT1/TRAIO pin function	Pulse output, programmable output port, or INT1 interrupt ⁽¹⁾
TRAO pin function	Programmable I/O port or inverted output of TRAIO ⁽¹⁾
Read from timer	The count value can be read by reading registers TRA and TRAPRE.
Write to timer	• When registers TRAPRE and TRA are written while the count is stopped,
	values are written to both the reload register and counter.
	 When registers TRAPRE and TRA are written during the count, values are
	written to the reload register and counter (refer to 14.1.1.1 Timer Write
	Control during Count Operation).
Select functions	 TRAIO signal polarity switch function
	The TEDGSEL bit in the TRAIOC register selects the level at the start of
	pulse output. ⁽¹⁾
	TRAO output function
	Pulses inverted from the TRAIO output polarity can be output from the TRAO
	pin (selectable by the TOENA bit in the TRAIOC register).
	Pulse output stop function
	Output from the TRAIO pin is stopped by the TOPCR bit in the TRAIOC
	register.
	• INT1/TRAIO pin select function
	P1_7 or P1_5 is selected by the TIOSEL bit in the TRAIOC register.

NOTES:

1. The level of the output pulse becomes the level when the pulse output starts when the TRAMR register is written to.

2. For J, K version, fC32 cannot be selected.




Figure 14.6 TRAIOC Register in Pulse Output Mode

14.1.3 Event Counter Mode

In event counter mode, external signal inputs to the $\overline{INT1}/TRAIO$ pin are counted (refer to **Table 14.4 Specifications of Event Counter Mode**).


Figure 14.7 shows the TRAIOC Register in Event Counter Mode.

Table 14.4	Specifications of Event Counter Mode
------------	--------------------------------------

Item	Specification
Count source	External signal which is input to TRAIO pin (active edge selectable by a
	program)
Count operations	• Decrement
	• When the timer underflows, the contents of the reload register are reloaded
	and the count is continued.
Divide ratio	1/(n+1)(m+1)
	n: setting value of TRAPRE register, m: setting value of TRA register
Count start condition	1 (count starts) is written to the TSTART bit in the TRACR register.
Count stop conditions	 0 (count stops) is written to the TSTART bit in the TRACR register.
	 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.
Interrupt request	 When timer RA underflows [timer RA interrupt].
generation timing	
INT1/TRAIO pin function	Count source input (INT1 interrupt input)
TRAO pin function	Programmable I/O port or pulse output ⁽¹⁾
Read from timer	The count value can be read by reading registers TRA and TRAPRE.
Write to timer	When registers TRAPRE and TRA are written while the count is stopped,
	values are written to both the reload register and counter.
	 When registers TRAPRE and TRA are written during the count, values are
	written to the reload register and counter (refer to 14.1.1.1 Timer Write
	Control during Count Operation).
Select functions	 INT1 input polarity switch function
	The TEDGSEL bit in the TRAIOC register selects the active edge of the
	count source.
	 Count source input pin select function
	P1_7 or P1_5 is selected by the TIOSEL bit in the TRAIOC register.
	Pulse output function
	Pulses of inverted polarity can be output from the TRAO pin each time the
	timer underflows (selectable by the TOENA bit in the TRAIOC register). ⁽¹⁾ • Digital filter function
	Bits TIPF0 and TIPF1 in the TRAIOC register enable or disable the digital
	filter and select the sampling frequency.

NOTE:

1. The level of the output pulse becomes the level when the pulse output starts when the TRAMR register is written to.





14.1.4 Pulse Width Measurement Mode

In pulse width measurement mode, the pulse width of an external signal input to the INT1/TRAIO pin is measured (refer to **Table 14.5 Specifications of Pulse Width Measurement Mode**).

Figure 14.8 shows the TRAIOC Register in Pulse Width Measurement Mode and Figure 14.9 shows an Operating Example of Pulse Width Measurement Mode.

Table 14.5	Specifications of Pulse Width Measurement Mode
------------	--

Item	Specification
Count sources	f1, f2, f8, fOCO, fC32 ⁽¹⁾
Count operations	 Decrement Continuously counts the selected signal only when measurement pulse is "H" level, or conversely only "L" level. When the timer underflows, the contents of the reload register are reloaded
	and the count is continued.
Count start condition	1 (count starts) is written to the TSTART bit in the TRACR register.
Count stop conditions	 0 (count stops) is written to the TSTART bit in the TRACR register. 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.
Interrupt request generation timing	 When timer RA underflows [timer RA interrupt]. Rising or falling of the TRAIO input (end of measurement period) [timer RA interrupt]
INT1/TRAIO pin function	Measured pulse input (INT1 interrupt input)
TRAO pin function	Programmable I/O port
Read from timer	The count value can be read by reading registers TRA and TRAPRE.
Write to timer	 When registers TRAPRE and TRA are written while the count is stopped, values are written to both the reload register and counter. When registers TRAPRE and TRA are written during the count, values are written to the reload register and counter (refer to 14.1.1.1 Timer Write Control during Count Operation).
Select functions	 Measurement level select The TEDGSEL bit in the TRAIOC register selects the "H" or "L" level period. Measured pulse input pin select function P1_7 or P1_5 is selected by the TIOSEL bit in the TRAIOC register. Digital filter function Bits TIPF0 and TIPF1 in the TRAIOC register enable or disable the digital filter and select the sampling frequency.

NOTE:

1. For J, K version, fC32 cannot be selected.




Figure 14.8 TRAIOC Register in Pulse Width Measurement Mode




Figure 14.9 **Operating Example of Pulse Width Measurement Mode**

14.1.5 Pulse Period Measurement Mode

In pulse period measurement mode, the pulse period of an external signal input to the INT1/TRAIO pin is measured (refer to **Table 14.6 Specifications of Pulse Period Measurement Mode**).

Figure 14.10 shows the TRAIOC Register in Pulse Period Measurement Mode and Figure 14.11 shows an Operating Example of Pulse Period Measurement Mode.

Item	Specification
Count sources	f1, f2, f8, fOCO, fC32 ⁽²⁾
Count operations	• Decrement
	• After the active edge of the measured pulse is input, the contents of the read-
	out buffer are retained at the first underflow of timer RA prescaler. Then timer
	RA reloads the contents in the reload register at the second underflow of
	timer RA prescaler and continues counting.
Count start condition	1 (count start) is written to the TSTART bit in the TRACR register.
Count stop conditions	 0 (count stop) is written to TSTART bit in the TRACR register.
	•1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.
Interrupt request	 When timer RA underflows or reloads [timer RA interrupt].
generation timing	 Rising or falling of the TRAIO input (end of measurement period) [timer RA interrupt]
INT1/TRAIO pin function	Measured pulse input ⁽¹⁾ (INT1 interrupt input)
TRAO pin function	Programmable I/O port
Read from timer	The count value can be read by reading registers TRA and TRAPRE.
Write to timer	When registers TRAPRE and TRA are written while the count is stopped,
	values are written to both the reload register and counter.
	 When registers TRAPRE and TRA are written during the count, values are written to the reload register and counter (refer to 14.1.1.1 Timer Write
	Control during Count Operation).
Select functions	Measurement period select
	The TEDGSEL bit in the TRAIOC register selects the measurement period of
	the input pulse.
	 Measured pulse input pin select function
	P1_7 or P1_5 is selected by the TIOSEL bit in the TRAIOC register.
	Digital filter function
	Bits TIPF0 and TIPF1 in the TRAIOC register enable or disable the digital filter and select the sampling frequency.

NOTES:

1. Input a pulse with a period longer than twice the timer RA prescaler period. Input a pulse with a longer "H" and "L" width than the timer RA prescaler period. If a pulse with a shorter period is input to the TRAIO pin, the input may be ignored.

2. For J, K version, fC32 cannot be selected.




Figure 14.10 TRAIOC Register in Pulse Period Measurement Mode

R8C/26 Group, R8C/27 Group




Figure 14.11 Operating Example of Pulse Period Measurement Mode

14.1.6 Notes on Timer RA

- Timer RA stops counting after a reset. Set the values in the timer RA and timer RA prescalers before the count starts.
- Even if the prescaler and timer RA are read out in 16-bit units, these registers are read 1 byte at a time by the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In pulse period measurement mode, bits TEDGF and TUNDF in the TRACR register can be set to 0 by writing 0 to these bits by a program. However, these bits remain unchanged if 1 is written. When using the READ-MODIFY-WRITE instruction for the TRACR register, the TEDGF or TUNDF bit may be set to 0 although these bits are set to 1 while the instruction is being executed. In this case, write 1 to the TEDGF or TUNDF bit which is not supposed to be set to 0 with the MOV instruction.
- When changing to pulse period measurement mode from another mode, the contents of bits TEDGF and TUNDF are undefined. Write 0 to bits TEDGF and TUNDF before the count starts.
- The TEDGF bit may be set to 1 by the first timer RA prescaler underflow generated after the count starts.
- When using the pulse period measurement mode, leave two or more periods of the timer RA prescaler immediately after the count starts, then set the TEDGF bit to 0.
- The TCSTF bit retains 0 (count stops) for 0 to 1 cycle of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.

During this time, do not access registers associated with timer $RA^{(1)}$ other than the TCSTF bit. Timer RA starts counting at the first valid edge of the count source after The TCSTF bit is set to 1 (during count). The TCSTF bit remains 1 for 0 to 1 cycle of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RA counting is stopped when the TCSTF bit is set to 0. During this time, do not access registers associated with timer $RA^{(1)}$ other than the TCSTF bit.

NOTE:

1. Registers associated with timer RA: TRACR, TRAIOC, TRAMR, TRAPRE, and TRA.

- When the TRAPRE register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the count source clock for each write interval.
- When the TRA register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the prescaler underflow for each write interval.

14.2 Timer RB

Timer RB is an 8-bit timer with an 8-bit prescaler.

The prescaler and timer each consist of a reload register and counter (refer to **Tables 14.7 to 14.10 the Specifications of Each Mode**).

Timer RB has timer RB primary and timer RB secondary as reload registers.

The count source for timer RB is the operating clock that regulates the timing of timer operations such as counting and reloading.

Figure 14.12 shows a Block Diagram of Timer RB. Figures 14.13 to 14.15 show the registers associated with timer RB.

Timer RB has four operation modes listed as follows:

• Timer mode:

The timer counts an internal count source (peripheral function clock or timer RA underflows). The timer outputs pulses of a given width successively.

Programmable waveform generation mode:Programmable one-shot generation mode:

The timer outputs a one-shot pulse.

• Programmable wait one-shot generation mode:

The timer outputs a delayed one-shot pulse.




Figure 14.12 Block Diagram of Timer RB





Figure 14.13 Registers TRBCR and TRBOCR

		Щ	Symbol	Address	After Reset	
			TRBIOC	010Ah	00h	
			Bit Symbol	Bit Name	Function	RW
			TOPL	Timer RB output level select bit	Function varies depending on operating mode.	RW
			TOCNT	Timer RB output switch bit		RW
			INOSTG	One-shot trigger control bit		RW
			INOSEG	One-shot trigger polarity select bit		RW
			_	Nothing is assigned. If neces	sary, set to 0.	
			(b7-b4)	When read, the content is 0.		_
			Symbol TRBMR Bit Symbol	Address 010Bh Bit Name	After Reset 00h Function	RW
			Bit Symbol TMOD0	Bit Name Timer RB operating mode select bits ⁽¹⁾	b1 b0 0 0 : Timer mode	RW RW
			· TMOD1		 0 1 : Programmable w aveform generation mode 1 0 : Programmable one-shot generation mode 1 1 : Programmable w ait one-shot generation mode 	RW
			 (b2)	Nothing is assigned. If neces When read, the content is 0.	sary, set to 0.	_
			TWRC	Timer RB w rite control bit ⁽²⁾	0 : Write to reload register and counter 1 : Write to reload register only	RW
			TCK0	Timer RB count source select bits ⁽¹⁾	b5 b4 0 0 : f1 0 1 : f8	RW
			TCK1		1 0 : Timer RA underflow 1 1 : f2	RW
			(b6)	Nothing is assigned. If neces When read, the content is 0.	ssary, set to 0.	
			TCKCUT	Timer RB count source cutoff bit ⁽¹⁾	0 : Provides count source 1 : Cuts off count source	RW
	-		AOD1 and TM 0 (count stop		KCUT w hen both the TSTART and TCSTF bits in the T	RBCR





14.2.1 Timer Mode

In timer mode, a count source which is internally generated or timer RA underflows are counted (refer to **Table 14.7 Specifications of Timer Mode**). Registers TRBOCR and TRBSC are not used in timer mode. Figure 14.16 shows the TRBIOC Register in Timer Mode.

Table 14.7	Specifications of Timer Mode
------------	------------------------------

Item	Specification
Count sources	f1, f2, f8, timer RA underflow
Count operations	 Decrement When the timer underflows, it reloads the reload register contents before the count continues (when timer RB underflows, the contents of timer RB primary reload register is reloaded).
Divide ratio	1/(n+1)(m+1) n: setting value in TRBPRE register, m: setting value in TRBPR register
Count start condition	1 (count starts) is written to the TSTART bit in the TRBCR register.
Count stop conditions	 0 (count stops) is written to the TSTART bit in the TRBCR register. 1 (count forcibly stop) is written to the TSTOP bit in the TRBCR register.
Interrupt request generation timing	When timer RB underflows [timer RB interrupt]
TRBO pin function	Programmable I/O port
INT0 pin function	Programmable I/O port or INT0 interrupt input
Read from timer	The count value can be read out by reading registers TRBPR and TRBPRE.
Write to timer	 When registers TRBPRE and TRBPR are written while the count is stopped, values are written to both the reload register and counter. When registers TRBPRE and TRBPR are written to while count operation is in progress: If the TWRC bit in the TRBMR register is set to 0, the value is written to both the reload register and the counter. If the TWRC bit is set to 1, the value is written to the reload register only. (Refer to 14.2.1.1 Timer Write Control during Count Operation.)

b7 b6 b5 b4 b3 b2 b1 b0				
	Symbol	Address	After Reset	
	TRBIOC	010Ah	00h	
	Bit Symbol	Bit Name	Function	RW
	TOPL	Timer RB output level select bit	Set to 0 in timer mode.	RW
	TOCNT	Timer RB output switch bit		RW
	INOSTG	One-shot trigger control bit		RW
	INOSEG	One-shot trigger polarity select bit		RW
	 (b7-b4)	Nothing is assigned. If neces When read, the content is 0.	sary, set to 0.	_



14.2.1.1 Timer Write Control during Count Operation

Timer RB has a prescaler and a timer (which counts the prescaler underflows). The prescaler and timer each consist of a reload register and a counter. In timer mode, the TWRC bit in the TRBMR register can be used to select whether writing to the prescaler or timer during count operation is performed to both the reload register and counter or only to the reload register.

However, values are transferred from the reload register to the counter of the prescaler in synchronization with the count source. In addition, values are transferred from the reload register to the counter of the timer in synchronization with prescaler underflows. Therefore, even if the TWRC bit is set for writing to both the reload register and counter, the counter value is not updated immediately after the WRITE instruction is executed. In addition, if the TWRC bit is set for writing to the reload register only, the synchronization of the writing will be shifted if the prescaler value changes. Figure 14.17 shows an Operating Example of Timer RB when Counter Value is Rewritten during Count Operation.

When the TWRC bit is	s set to 0 (write to reload register and counter)	
	he TRBPRE register and 25h to register by a program. I	
Count source		
	After writing, the reload register is written with the first count source.	
Reloads register of timer RB prescaler	Previous value New value (01h)
	Reload with the second count source	
Counter of timer RB prescaler		01h 00h
	After writing, the reload register is written on the first underflow.	
Reloads register of timer RB		e (25h)
	Reload on the underflow	second
Counter of timer RB	03h X 02h X 25h	X 24h X
IR bit in TRBIC register	0 The IR bit remains unchanged until underflow ~	1
	is generated by a new value. s set to 1 (write to reload register only)	
	e TRBPRE register and 25h to register by a program.	
Count source		
	After writing, the reload register is written with the first count source.	
Reloads register of timer RB prescaler	Previous value X New value (01h)	
	/ Reload on underflow	
Counter of timer RB prescaler	<u>06h X 05h X 04h X 03h X 02h X 01h X 00h X 01h X 00h</u>	<u>X 01h X 00h X 01h X 00h X 01h X</u>
		er writing, the reload register is ten on the first underflow.
Reloads register of timer RB	Previous value	New value (25h)
		Reload on underflow
Counter of timer RB	03h02h	01h 00h 25h
IR bit in TRBIC		
register		→ → →
		caler values are updated, duration until timer RB underflow.
	ider the following conditions. id TCSTF in the TRBCR register are set to 1 (During count).	

Figure 14.17 Operating Example of Timer RB when Counter Value is Rewritten during Count Operation

14.2.2 Programmable Waveform Generation Mode

In programmable waveform generation mode, the signal output from the TRBO pin is inverted each time the counter underflows, while the values in registers TRBPR and TRBSC are counted alternately (refer to **Table 14.8 Specifications of Programmable Waveform Generation Mode**). Counting starts by counting the setting value in the TRBPR register. The TRBOCR register is unused in this mode.

Figure 14.18 shows the TRBIOC Register in Programmable Waveform Generation Mode. Figure 14.19 shows an Operating Example of Timer RB in Programmable Waveform Generation Mode.


Table 14.8 Spe	fications of Programmable Waveform Generation Mode
----------------	--


Item	Specification
Count sources	f1, f2, f8, timer RA underflow
Count operations	• Decrement
	• When the timer underflows, it reloads the contents of the primary reload and
	secondary reload registers alternately before the count continues.
Width and period of	Primary period: (n+1)(m+1)/fi
output waveform	Secondary period: (n+1)(p+1)/fi
	Period: (n+1){(m+1)+(p+1)}/fi
	fi: Count source frequency
	n: Value set in TRBPRE register, m: Value set in TRBPR register
	p: Value set in TRBSC register
Count start condition	1 (count start) is written to the TSTART bit in the TRBCR register.
Count stop conditions	• 0 (count stop) is written to the TSTART bit in the TRBCR register.
	•1 (count forcibly stop) is written to the TSTOP bit in the TRBCR register.
Interrupt request	In half a cycle of the count source, after timer RB underflows during the
generation timing	secondary period (at the same time as the TRBO output change) [timer RB
	interrupt]
TRBO pin function	Programmable output port or pulse output
INT0 pin function	Programmable I/O port or INT0 interrupt input
Read from timer	The count value can be read out by reading registers TRBPR and TRBPRE. ⁽¹⁾
Write to timer	• When registers TRBPRE, TRBSC, and TRBPR are written while the count is
	stopped, values are written to both the reload register and counter.
	• When registers TRBPRE, TRBSC, and TRBPR are written to during count
	operation, values are written to the reload registers only. ⁽²⁾
Select functions	Output level select function
	The TOPL bit in the TRBIOC register selects the output level during primary
	and secondary periods.
	TRBO pin output switch function
	Timer RB pulse output or P3_1 (P1_3) latch output is selected by the
	TOCNT bit in the TRBIOC register. ⁽³⁾
	TRBO pin select function
	P3_1 or P1_3 is selected by the TRBOSEL bit in the PINSR2 register.

NOTES:

- 1. Even when counting the secondary period, the TRBPR register may be read.
- 2. The set values are reflected in the waveform output beginning with the following primary period after writing to the TRBPR register.
- 3. The value written to the TOCNT bit is enabled by the following.
 - When counting starts.
 - When a timer RB interrupt request is generated.

The contents after the TOCNT bit is changed are reflected from the output of the following primary period.








Figure 14.19 Operating Example of Timer RB in Programmable Waveform Generation Mode

14.2.3 Programmable One-shot Generation Mode

In programmable one-shot generation mode, a one-shot pulse is output from the TRBO pin by a program or an external trigger input (input to the INTO pin) (refer to **Table 14.9 Specifications of Programmable One-Shot Generation Mode**). When a trigger is generated, the timer starts operating from the point only once for a given period equal to the set value in the TRBPR register. The TRBSC register is not used in this mode. Figure 14.20 shows the TRBIOC Register in Programmable One-Shot Generation Mode. Figure 14.21 shows an Operating Example of Programmable One-Shot Generation Mode.


Table 14.9	Specifications of Programmable One-Shot Generation Mode
------------	---

Item	Specification
Count sources	f1, f2, f8, timer RA underflow
Count operations	 Decrement the setting value in the TRBPR register When the timer underflows, it reloads the contents of the reload register before the count completes and the TOSSTF bit is set to 0 (one-shot stops). When the count stops, the timer reloads the contents of the reload register
	before it stops.
One-shot pulse output	(n+1)(m+1)/fi
time	fi: Count source frequency,
	n: Setting value in TRBPRE register, m: Setting value in TRBPR register ⁽²⁾
Count start conditions	 The TSTART bit in the TRBCR register is set to 1 (count starts) and the next trigger is generated Set the TOSST bit in the TRBOCR register to 1 (one-shot starts) Input trigger to the INTO pin
Count stop conditions	 When reloading completes after timer RB underflows during primary period When the TOSSP bit in the TRBOCR register is set to 1 (one-shot stops) When the TSTART bit in the TRBCR register is set to 0 (stops counting) When the TSTOP bit in the TRBCR register is set to 1 (forcibly stops counting)
Interrupt request	In half a cycle of the count source, after the timer underflows (at the same time
generation timing	as the TRBO output ends) [timer RB interrupt]
TRBO pin function	Pulse output
INT0 pin functions	 When the INOSTG bit in the TRBIOC register is set to 0 (INT0 one-shot trigger disabled): programmable I/O port or INT0 interrupt input When the INOSTG bit in the TRBIOC register is set to 1 (INT0 one-shot trigger enabled): external trigger (INT0 interrupt input)
Read from timer	The count value can be read out by reading registers TRBPR and TRBPRE.
Write to timer	 When registers TRBPRE and TRBPR are written while the count is stopped, values are written to both the reload register and counter. When registers TRBPRE and TRBPR are written during the count, values are written to the reload register only (the data is transferred to the counter at the following reload).⁽¹⁾
Select functions	 Output level select function The TOPL bit in the TRBIOC register selects the output level of the one-shot pulse waveform. One-shot trigger select function Refer to 14.2.3.1 One-Shot Trigger Selection. TRBO pin select function P3_1 or P1_3 is selected by the TRBOSEL bit in the PINSR2 register.

NOTES:

1. The set value is reflected at the following one-shot pulse after writing to the TRBPR register.

2. Do not set both the TRBPRE and TRBPR registers to 00h.








Figure 14.21 Operating Example of Programmable One-Shot Generation Mode

14.2.3.1 One-Shot Trigger Selection

In programmable one-shot generation mode and programmable wait one-shot generation mode, operation starts when a one-shot trigger is generated while the TCSTF bit in the TRBCR register is set to 1 (count starts).

- A one-shot trigger can be generated by either of the following causes:
 - 1 is written to the TOSST bit in the TRBOCR register by a program.
 - Trigger input from the $\overline{\text{INT0}}$ pin.

When a one-shot trigger occurs, the TOSSTF bit in the TRBOCR register is set to 1 (one-shot operation in progress) after one or two cycles of the count source have elapsed. Then, in programmable one-shot generation mode, count operation begins and one-shot waveform output starts. (In programmable wait one-shot generation mode, count operation starts for the wait period.) If a one-shot trigger occurs while the TOSSTF bit is set to 1, no retriggering occurs.

To use trigger input from the $\overline{INT0}$ pin, input the trigger after making the following settings:

- Set the PD4_5 bit in the PD4 register to 0 (input port).
- Select the INTO digital filter with bits INTOF1 and INTOF0 in the INTF register.
- Select both edges or one edge with the INTOPL bit in INTEN register. If one edge is selected, further select falling or rising edge with the INOSEG bit in TRBIOC register.
- Set the INT0EN bit in the INTEN register to 0 (enabled).
- After completing the above, set the INOSTG bit in the TRBIOC register to 1 (INT pin one-shot trigger enabled).

Note the following points with regard to generating interrupt requests by trigger input from the INTO pin.

- Processing to handle the interrupts is required. Refer to 12. Interrupts, for details.
- If one edge is selected, use the POL bit in the INTOIC register to select falling or rising edge. (The INOSEG bit in the TRBIOC register does not affect INTO interrupts).
- If a one-shot trigger occurs while the TOSSTF bit is set to 1, timer RB operation is not affected, but the value of the IR bit in the INT0IC register changes.

14.2.4 Programmable Wait One-Shot Generation Mode

In programmable wait one-shot generation mode, a one-shot pulse is output from the TRBO pin by a program or an external trigger input (input to the $\overline{INT0}$ pin) (refer to **Table 14.10 Specifications of Programmable Wait One-Shot Generation Mode**). When a trigger is generated from that point, the timer outputs a pulse only once for a given length of time equal to the setting value in the TRBSC register after waiting for a given length of time equal to the STRBPR register.


Figure 14.22 shows the TRBIOC Register in Programmable Wait One-Shot Generation Mode. Figure 14.23 shows an Operating Example of Programmable Wait One-Shot Generation Mode.

Item	Specification
Count sources	f1, f2, f8, timer RA underflow
Count operations	 Decrement the timer RB primary setting value. When a count of the timer RB primary underflows, the timer reloads the contents of timer RB secondary before the count continues. When a count of the timer RB secondary underflows, the timer reloads the contents of timer RB primary before the count completes and the TOSSTF bit is set to 0 (one-shot stops). When the count stops, the timer reloads the contents of the reload register before it stops.
Wait time	(n+1)(m+1)/fi fi: Count source frequency n: Value set in the TRBPRE register, m Value set in the TRBPR register ⁽²⁾
One-shot pulse output time	(n+1)(p+1)/fi fi: Count source frequency n: Value set in the TRBPRE register, p: Value set in the TRBSC register
Count start conditions	 The TSTART bit in the TRBCR register is set to 1 (count starts) and the next trigger is generated. Set the TOSST bit in the TRBOCR register to 1 (one-shot starts). Input trigger to the INTO pin
Count stop conditions	 When reloading completes after timer RB underflows during secondary period. When the TOSSP bit in the TRBOCR register is set to 1 (one-shot stops). When the TSTART bit in the TRBCR register is set to 0 (starts counting). When the TSTOP bit in the TRBCR register is set to 1 (forcibly stops counting).
Interrupt request	In half a cycle of the count source after timer RB underflows during
generation timing	secondary period (complete at the same time as waveform output from the TRBO pin) [timer RB interrupt]
TRBO pin function	Pulse output
INT0 pin functions	 When the INOSTG bit in the TRBIOC register is set to 0 (INT0 one-shot trigger disabled): programmable I/O port or INT0 interrupt input When the INOSTG bit in the TRBIOC register is set to 1 (INT0 one-shot trigger enabled): external trigger (INT0 interrupt input)
Read from timer	The count value can be read out by reading registers TRBPR and TRBPRE.
Write to timer	 When registers TRBPRE, TRBSC, and TRBPR are written while the count stops, values are written to both the reload register and counter. When registers TRBPRE, TRBSC, and TRBPR are written to during count operation, values are written to the reload registers only.⁽¹⁾
Select functions	 Output level select function The TOPL bit in the TRBIOC register selects the output level of the one- shot pulse waveform. One-shot trigger select function Refer to 14.2.3.1 One-Shot Trigger Selection. TRBO pin select function P3_1 or P1_3 is selected by the TRBOSEL bit in the PINSR2 register.

Table 14.10 Specifications of Programmable Wait One-Shot Generation Mode

NOTES:

- 1. The set value is reflected at the following one-shot pulse after writing to registers TRBSC and TRBPR.
- 2. Do not set both the TRBPRE and TRBPR registers to 00h.








Figure 14.23 Operating Example of Programmable Wait One-Shot Generation Mode

14.2.5 Notes on Timer RB

- Timer RB stops counting after a reset. Set the values in the timer RB and timer RB prescalers before the count starts.
- Even if the prescaler and timer RB is read out in 16-bit units, these registers are read 1 byte at a time by the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In programmable one-shot generation mode and programmable wait one-shot generation mode, when setting the TSTART bit in the TRBCR register to 0, 0 (stops counting) or setting the TOSSP bit in the TRBOCR register to 1 (stops one-shot), the timer reloads the value of reload register and stops. Therefore, in programmable one-shot generation mode and programmable wait one-shot generation mode, read the timer count value before the timer stops.
- The TCSTF bit remains 0 (count stops) for 1 to 2 cycles of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.

During this time, do not access registers associated with timer $RB^{(1)}$ other than the TCSTF bit. Timer RB starts counting at the first valid edge of the count source after the TCSTF bit is set to 1 (during count). The TCSTF bit remains 1 for 1 to 2 cycles of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RB counting is stopped when the TCSTF bit is set to 0. During this time, do not access registers associated with timer $RB^{(1)}$ other than the TCSTF bit.

NOTE:

1. Registers associated with timer RB: TRBCR, TRBOCR, TRBIOC, TRBMR, TRBPRE, TRBSC, and TRBPR.

- If the TSTOP bit in the TRBCR register is set to 1 during timer operation, timer RB stops immediately.
- If 1 is written to the TOSST or TOSSP bit in the TRBOCR register, the value of the TOSSTF bit changes after one or two cycles of the count source have elapsed. If the TOSSP bit is written to 1 during the period between when the TOSST bit is written to 1 and when the TOSSTF bit is set to 1, the TOSSTF bit may be set to either 0 or 1 depending on the content state. Likewise, if the TOSSTF bit is written to 1 during the period between when the TOSSP bit is written to 1 and when the TOSSTF bit is set to 0, the TOSSTF bit may be set to either 0 or 1.

14.2.5.1 Timer mode

The following workaround should be performed in timer mode.

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

14.2.5.2 **Programmable waveform generation mode**

The following three workarounds should be performed in programmable waveform generation mode.

- (1) To write to registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), note the following points:
- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.
- (2) To change registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), synchronize the TRBO output cycle using a timer RB interrupt, etc. This operation should be preformed only once in the same output cycle. Also, make sure that writing to the TRBPR register does not occur during period A shown in Figures 14.24 and 14.25.

The following shows the detailed workaround examples.

• Workaround example (a):

As shown in Figure 14.24, write to registers TRBSC and TRBPR in the timer RB interrupt routine. These write operations must be completed by the beginning of period A.




Figure 14.24 Workaround Example (a) When Timer RB interrupt is Used

• Workaround example (b):

As shown in Figure 14.25 detect the start of the primary period by the TRBO pin output level and write to registers TRBSC and TRBPR. These write operations must be completed by the beginning of period A. If the port register's bit value is read after the port direction register's bit corresponding to the TRBO pin is set to 0 (input mode), the read value indicates the TRBO pin output value.




Figure 14.25 Workaround Example (b) When TRBO Pin Output Value is Read

(3) To stop the timer counting in the primary period, use the TSTOP bit in the TRBCR register. In this case, registers TRBPRE and TRBPR are initialized and their values are set to the values after reset.

14.2.5.3 Programmable one-shot generation mode

The following two workarounds should be performed in programmable one-shot generation mode.

- (1) To write to registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), note the following points:
- When the TRBPRE register is written continuously during count operation (TCSTF bit is set to 1), allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously during count operation (TCSTF bit is set to 1), allow three or more cycles of the prescaler underflow for each write interval.
- (2) Do not set both the TRBPRE and TRBPR registers to 00h.

14.2.5.4 Programmable wait one-shot generation mode

The following three workarounds should be performed in programmable wait one-shot generation mode.

- (1) To write to registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), note the following points:
- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.
- (2) Do not set both the TRBPRE and TRBPR registers to 00h.
- (3) Set registers TRBSC and TRBPR using the following procedure.
 - (a) To use "INTO pin one-shot trigger enabled" as the count start condition Set the TRBSC register and then the TRBPR register. At this time, after writing to the TRBPR register, allow an interval of 0.5 or more cycles of the count source before trigger input from the INTO pin.
 - (b) To use "writing 1 to TOSST bit" as the start condition
 - Set the TRBSC register, the TRBPR register, and then TOSST bit. At this time, after writing to the TRBPR register, allow an interval of 0.5 or more cycles of the count source before writing to the TOSST bit.

14.3 Timer RC

14.3.1 Overview

Timer RC is a 16-bit timer with four I/O pins. Timer RC uses either f1 or fOCO40M as its operation clock. Table 14.11 lists the Timer RC Operation Clock.

Table 14.11 Timer RC Operation Clock

Condition	Timer RC Operation Clock
Count source is f1, f2, f4, f8, f32, or TRCCLK input (bits TCK2 to TCK0 in	f1
TRCCR1 register are set to a value from 000b to 101b)	
Count source is fOCO40M (bits TCK2 to TCK0 in TRCCR1 register are set	fOCO40M
to 110b)	

Table 14.12 lists the Timer RC I/O Pins, and Figure 14.26 shows a Timer RC Block Diagram. Timer RC has three modes.

Timer mode

Input capture function
 Output compare function
 The counter value is captured to a register, using an external signal as the trigger.
 Matches between the counter and register values are detected. (Pin output state changes when a match is detected.)

The following two modes use the output compare function.

- PWM mode Pulses of a given width are output continuously.
- PWM2 mode A one-shot waveform or PWM waveform is output following the trigger after the wait time has elapsed.

Input capture function, output compare function, and PWM mode settings may be specified independently for each pin.

In PWM2 mode waveforms are output based on a combination of the counter or the register.




Figure 14.26 Timer RC Block Diagram

Pin Name	I/O	Function
TRCIOA(P1_1)	I/O	Function differs according to the mode. Refer to descriptions
TRCIOB(P1_2)		of individual modes for details
TRCIOC(P5_3 or P3_4) ⁽¹⁾		
TRCIOD(P5_4 or P3_5) ⁽¹⁾		
TRCCLK(P3_3)	Input	External clock input
TRCTRG(P1_1)	Input	PWM2 mode external trigger input

NOTE:

1. The pins used for TRCIOC and TRCIOD are selectable. Refer to the description of the bits TRCIOCSEL and TRCIODSEL in the PINSR3 register in Figure 7.10 Registers PINSR1, PINSR2, and PINSR3 for details.

14.3.2 Registers Associated with Timer RC

Table 14.13 lists the Registers Associated with Timer RC. Figures 14.27 to 14.36 show details of the registers associated with timer RC.

		Mode				
		Tir	ner			
Address	Symbol	Input Capture Function	Output Compare Function	PWM	PWM2	Related Information
0120h	TRCMR	Valid	Valid	Valid	Valid	Timer RC mode register Figure 14.27 TRCMR Register
0121h	TRCCR1	Valid	Valid	Valid	Valid	Timer RC control register 1 Figure 14.28 TRCCR1 Register Figure 14.49 TRCCR1 Register for Output Compare Function Figure 14.52 TRCCR1 Register in PWM Mode Figure 14.56 TRCCR1 Register in PWM2 Mode
0122h	TRCIER	Valid	Valid	Valid	Valid	Timer RC interrupt enable register Figure 14.29 TRCIER Register
0123h	TRCSR	Valid	Valid	Valid	Valid	Timer RC status register Figure 14.30 TRCSR Register
0124h	TRCIOR0	Valid	Valid		_	Timer RC I/O control register 0, timer RC I/O control register 1 Figure 14.36 Registers TRCIOR0 and TRCIOR1 Figure 14.43 TRCIOR0 Register for Input Capture Function
0125h	TRCIOR1					Figure 14.44 TRCIOR1 Register for Input Capture Function Figure 14.47 TRCIOR0 Register for Output Compare Function Figure 14.48 TRCIOR1 Register for Output Compare Function
0126h 0127h	TRC	Valid	Valid	Valid	Valid	Timer RC counter Figure 14.31 TRC Register
0128h 0129h	TRCGRA	Valid	Valid	Valid	Valid	Timer RC general registers A, B, C, and D Figure 14.32 Registers TRCGRA, TRCGRB,
012Ah 012Bh	TRCGRB					TRCGRC, and TRCGRD
012Ch 012Dh	TRCGRC					
012Eh 012Fh	TRCGRD					
0130h	TRCCR2	-	_	-	Valid	Timer RC control register 2 Figure 14.33 TRCCR2 Register
0131h	TRCDF	Valid	-	-	Valid	Timer RC digital filter function select register Figure 14.34 TRCDF Register
0132h	TRCOER	-	Valid	Valid	Valid	Timer RC output mask enable register Figure 14.35 TRCOER Register

Table 14.13 Registers Associated with Timer RC

– : Invalid

b7 b6 b	5 b4 b3 b2 b1 b0	.			
ĻΜ	╷┷┥┙	Symbol	Address	After Reset	
		TRCMR	0120h	01001000b	
		Bit Symbol	Bit Name	Function	RW
		PWMB	PWM mode of TRCIOB select bit ⁽²⁾	0 : Timer mode 1 : PWM mode	RW
		PWMC	PWM mode of TRCIOC select bit ⁽²⁾	0 : Timer mode 1 : PWM mode	RW
	PWMD	PWM mode of TRCIOD select bit ⁽²⁾	0 : Timer mode 1 : PWM mode	RW	
	PWM2	PWM2 mode select bit	0 : PWM 2 mode 1 : Timer mode or PWM mode	RW	
	BFC	TRCGRC register function select bit ⁽³⁾	0 : General register 1 : Buffer register of TRCGRA register	RW	
	BFD	TRCGRD register function select bit	0 : General register 1 : Buffer register of TRCGRB register	RW	
	(b6)	Nothing is assigned. If necessary, When read, the content is 1.	set to 0.	-	
		TSTART	TRC count start bit	0 : Count stops 1 : Count starts	RW

3. Set the BFC bit to 0 (general register) in PWM2 mode.

Figure 14.27 TRCMR Register

b7 b6 b5 b4 b3 b2 b				
┕┱┹┯┵┯┵┱┹┲┹┯┵┯	Symbol TRCCR1	Address 0121h	After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	ТОА	TRCIOA output level select bit ⁽¹⁾	Function varies according to the operating mode (function). ⁽²⁾	RW
	тов	TRCIOB output level select bit ⁽¹⁾		RW
	тос	TRCIOC output level select bit ⁽¹⁾		RW
	тор	TRCIOD output level select bit ⁽¹⁾		RW
	тско	Count source select bits ⁽¹⁾	b6 b5 b4 0 0 0 : f1 0 0 1 : f2	RW
	TCK1		0 1 0 : f4 0 1 1 : f8 1 0 0 : f32 1 0 1 : TRCCLK input rising edge	RW
	тск2		1 1 0 : fOCO40M 1 1 1 : Do not set.	RW
	CCLR	TRC counter clear select bit ^(2, 3)	 0 : Disable clear (free-running operation) 1 : Clear by compare match in the TRCGRA register 	RW

3. The TRC counter performs free-running operation for the input capture function of the timer mode independent of the CCLR bit setting.



	5 b4 b3 b2 b1 b0	Symbol TRCIER	Address 0122h	After Reset 01110000b	
		Bit Symbol	Bit Name	Function	RW
		- IMIEA	Input capture / compare match interrupt enable bit A	0 : Disable interrupt (IMIA) by the IMFA bit 1 : Enable interrupt (IMIA) by the IMFA bit	RW
		- IMIEB	Input capture / compare match interrupt enable bit B	0 : Disable interrupt (IMIB) by the IMFB bit 1 : Enable interrupt (IMIB) by the IMFB bit	RW
		- IMIEC	Input capture / compare match interrupt enable bit C	0 : Disable interrupt (IMIC) by the IMFC bit 1 : Enable interrupt (IMIC) by the IMFC bit	RW
		- IMIED	Input capture / compare match interrupt enable bit D	0 : Disable interrupt (IMID) by the IMFD bit 1 : Enable interrupt (IMID) by the IMFD bit	RW
ļЦ		 (b6-b4)	Nothing is assigned. If necessary, When read, the content is 1.	set to 0.	
		OVIE	Overflow interrupt enable bit	0 : Disable interrupt (OVI) by the OVF bit 1 : Enable interrupt (OVI) by the OVF bit	RW

Figure 14.29 TRCIER Register

Timer RC	Status R	egister			
b7 b6 b5 b4	4 b3 b2 b1 b0	Symbol TRCSR Bit Symbol	Address 0123h Bit Name	After Reset 01110000b Function	RW
		IMFA	Input capture / compare match flag A	[Source for setting this bit to 0] Write 0 after read. ⁽¹⁾	RW
		- IMFB	Input capture / compare match flag B	[Source for setting this bit to 1] Refer to the table below .	RW
		IMFC	Input capture / compare match flag C		RW
		IMFD	Input capture / compare match flag D		RW
		 (b6-b4)	Nothing is assigned. If necessary, so When read, the content is 1.	et to 0.	_
		OVF	Overflow flag	[Source for setting this bit to 0] Write 0 after read. ⁽¹⁾ [Source for setting this bit to 1] Refer to the table below .	RW

NOTE:

1. The writing results are as follow s:

• This bit is set to 0 when the read result is 1 and 0 is written to the same bit.

• This bit remains unchanged even if the read result is 0 and 0 is written to the same bit. (This bit remains 1 even if it is set to 1 from 0 after reading, and writing 0.)

• This bit remains unchanged if 1 is written to it.


	Timer Mo					
Bit Symbol	Input capture Function	Output Compare	PWM Mode	PWM2 Mode		
		Function				
IMFA	TRCIOA pin input edge ⁽¹⁾ When the values of the registers TRC and TRCGRA match					
IMFB	TRCIOB pin input edge ⁽¹⁾	When the values of the registers TRC and TRCGRB match.				
IMFC	TRCIOC pin input edge ⁽¹⁾	When the values of the registers TRC and TRCGRC match. ⁽²⁾				
IMFD	TRCIOD pin input edge ⁽¹⁾	When the values of the registers TRC and TRCGRD match. ⁽²⁾				
OVF	When the TRC register overflow s.					


NOTES:

1. Edge selected by bits IOj1 to IOj0 (j = A, B, C, or D).

2. Includes the condition that bits BFC and BFD are set to 1 (buffer registers of registers TRCGRA and TRCGRB).

Figure 14.30 TRCSR Register








Figure 14.32 Registers TRCGRA, TRCGRB, TRCGRC, and TRCGRD





Figure 14.33 TRCCR2 Register



1. These bits are enabled for the input capture function.

2. These bits are enabled when in PWM2 mode and bits TCEG1 to TCEG0 in the TRCCR2 register are set to 01b, 10b, or 11b (TRCTRG trigger input enabled).






Figure 14.35 TRCOER Register

Timer R	C I/O Contro	ol Register	0 ⁽¹⁾		
b7 b6 b5	b4 b3 b2 b1 b0	Symbol TRCIOR0	Address 0124h	After Reset 10001000b	
		Bit Symbol	Bit Name	Function	RW
		IOA0	TRCGRA control bits	Function varies according to the operating mode	RW
		IOA1		(function).	RW
		IOA2	TRCGRA mode select bit ⁽²⁾	0 : Output compare function 1 : Input capture function	RW
		IOA3	TRCGRA input capture input sw itch bit ⁽⁴⁾	0 : fOCO128 signal 1 : TRCIOA pin input	RW
		IOB0	TRCGRB control bits	Function varies according to the operating mode	RW
		IOB1	1	(function).	RW
		IOB2	TRCGRB mode select bit ⁽³⁾	0 : Output compare function 1 : Input capture function	RW
		(b7)	Nothing is assigned. If necessa When read, the content is 1.	ary, set to 0.	_

NOTES:

- 1. The TRCIOR0 register is enabled in timer mode. It is disabled in modes PWM and PWM2.
- 2. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 3. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.
- 4. The IOA3 bit is enabled when the IOA2 bit is set to 1 (input capture function).

Timer RC I/O Control Register 1⁽¹⁾

b7 b6 b5 b4 b3 b2 b1 b0

D7	D6 D5	D4 D3	D2 D1 DU				
Ķ	\prod	ĻЙ		Symbol TRCIOR1	Address 0125h	After Reset 10001000b	
				Bit Symbol	Bit Name	Function	RW
				IOC0	TRCGRC control bits	Function varies according to the operating mode	RW
			IOC1		(function).	RW	
			IOC2	TRCGRC mode select bit ⁽²⁾	0 : Output compare function 1 : Input capture function	RW	
				(b3)	Nothing is assigned. If necess When read, the content is 1.	ary, set to 0.	_
				IOD0	TRCGRD control bits	Function varies according to the operating mode	RW
				IOD1		(function).	RW
				IOD2	TRCGRD mode select bit ⁽³⁾	0 : Output compare function 1 : Input capture function	RW
L				(b7)	Nothing is assigned. If necess When read, the content is 1.	ary, set to 0.	
N 14							

NOTES:

- 1. The TRCIOR1 register is enabled in timer mode. It is disabled in modes PWM and PWM2.
- 2. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 3. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.



14.3.3 Common Items for Multiple Modes

14.3.3.1 Count Source

The method of selecting the count source is common to all modes. Table 14.14 lists the Count Source Selection, and Figure 14.37 shows a Count Source Block Diagram.

Table 14.14 Count Source Selection

Count Source	Selection Method
f1, f2, f4, f8, f32	Count source selected using bits TCK2 to TCK0 in TRCCR1 register
fOCO40M	FRA00 bit in FRA0 register set to 1 (high-speed on-chip oscillator on) and bits TCK2 to TCK0 in TRCCR1 register are set to 110b (fOCO40M)
•	Bits TCK2 to TCK0 in TRCCR1 register are set to 101b (count source is rising edge of external clock) and PD3_3 bit in PD3 register is set to 0 (input mode)




Figure 14.37 Count Source Block Diagram

The pulse width of the external clock input to the TRCCLK pin should be three cycles or more of the timer RC operation clock (refer to **Table 14.11 Timer RC Operation Clock**).

To select fOCO40M as the count source, set the FRA00 bit in the FRA0 register set to 1 (high-speed on-chip oscillator on), and then set bits TCK2 to TCK0 in the TRCCR1 register to 110b (fOCO40M).


14.3.3.2 Buffer Operation

Bits BFC and BFD in the TRCMR register are used to select the TRCGRC or TRCGRD register as the buffer register for the TRCGRA or TRCGRB register.

- Buffer register for TRCGRA register: TRCGRC register
- Buffer register for TRCGRB register: TRCGRD register
- Buffer operation differs depending on the mode.

Table 14.15 lists the Buffer Operation in Each Mode, Figure 14.38 shows the Buffer Operation for Input Capture Function, and Figure 14.39 shows the Buffer Operation for Output Compare Function.

Function, Mode	Transfer Timing	Transfer Destination Register
Input capture function	Input capture signal input	Contents of TRCGRA (TRCGRB)
		register are transferred to buffer
		register
Output compare function	Compare match between TRC	Contents of buffer register are
	register and TRCGRA (TRCGRB)	transferred to TRCGRA (TRCGRB)
PWM mode	register	register
PWM2 mode	Compare match between TRC	Contents of buffer register (TRCGRD)
	register and TRCGRA register	are transferred to TRCGRB register
	 TRCTRG pin trigger input 	






Figure 14.38 Buffer Operation for Input Capture Function




Figure 14.39 Buffer Operation for Output Compare Function

Make the following settings in timer mode.


- To use the TRCGRC register as the buffer register for the TRCGRA register:
- Set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register. • To use the TRCGRD register as the buffer register for the TRCGRB register:
- Set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

The output compare function, PWM mode, or PWM2 mode, and the TRCGRC or TRCGRD register is functioning as a buffer register, the IMFC bit or IMFD bit in the TRCSR register is set to 1 when a compare match with the TRC register occurs.

The input capture function and the TRCGRC register or TRCGRD register is functioning as a buffer register, the IMFC bit or IMFD bit in the TRCSR register is set to 1 at the input edge of a signal input to the TRCIOC pin or TRCIOD pin.

14.3.3.3 Digital Filter

The input to TRCTRG or TRCIOj (j = A, B, C, or D) is sampled, and the level is considered to be determined when three matches occur. The digital filter function and sampling clock are selected using the TRCDF register. Figure 14.40 shows a Block Diagram of Digital Filter.



14.3.3.4 Forced Cutoff of Pulse Output

When using the timer mode's output compare function, the PWM mode, or the PWM2 mode, pulse output from the TRCIO_j (j = A, B, C, or D) output pin can be forcibly cut off and the TRCIO_j pin set to function as a programmable I/O port by means of input to the \overline{INTO} pin.

A pin used for output by the timer mode's output compare function, the PWM mode, or the PWM2 mode can be set to function as the timer RC output pin by setting the Ej bit in the TRCOER register to 0 (timer RC output enabled). If "L" is input to the $\overline{INT0}$ pin while the PTO bit in the TRCOER register is set to 1 (pulse output forced cutoff signal input INTO enabled), bits EA, EB, EC, and ED in the TRCOER register are all set to 1 (timer RC output disabled, TRCIOj output pin functions as the programmable I/O port). When one or two cycles of the timer RC operation clock after "L" input to the INTO pin (refer to Table 14.11 Timer RC Operation Clock) has elapsed, the TRCIOj output pin becomes a programmable I/O port.

Make the following settings to use this function.

- Set the pin state following forced cutoff of pulse output (high impedance (input), "L" output, or "H" output) (refer to 7. Programmable I/O Ports).
- Set the INTOEN bit to 1 (INTO input enabled) and the INTOPL bit to 0 (one edge) in the INTEN register.
- Set the PD4_5 bit in the PD4 register to 0 (input mode).
- Select the INTO digital filter by means of bits INTOF1 to INTOF0 in the INTF register.
- Set the PTO bit in the TRCOER register to 1 (pulse output forced cutoff signal input $\overline{INT0}$ enabled).

The IR bit in the INTOIC register is set to 1 (interrupt request) in accordance with the setting of the POL bit and a change in the INTO pin input (refer to **12.6 Notes on Interrupts**).

For details on interrupts, refer to 12. Interrupts.

R8C/26 Group, R8C/27 Group




Figure 14.41 Forced Cutoff of Pulse Output

14.3.4 Timer Mode (Input Capture Function)

This function measures the width or period of an external signal. An external signal input to the TRCIOj (j = A, B, C, or D) pin acts as a trigger for transferring the contents of the TRC register (counter) to the TRCGRj register (input capture). The input capture function, or any other mode or function, can be selected for each individual pin.

The TRCGRA register can also select fOCO128 signal as input-capture trigger input.

Table 14.16 lists the Specifications of Input Capture Function, Figure 14.42 shows a Block Diagram of Input Capture Function, Figures 14.43 and 14.44 show the registers associated with the input capture function, Table 14.17 lists the Functions of TRCGRj Register when Using Input Capture Function, and Figure 14.45 shows an Operating Example of Input Capture Function.

Item	Specification
Count source	f1, f2, f4, f8, f32, fOCO40M, or external signal (rising edge) input to
	TRCCLK pin
Count operation	Increment
Count period	1/fk × 65,536 fk: Count source frequency
Count start condition	1 (count starts) is written to the TSTART bit in the TRCMR register.
Count stop condition	0 (count stops) is written to the TSTART bit in the TRCMR register.
	The TRC register retains a value before count stops.
Interrupt request generation	 Input capture (valid edge of TRCIOj input or fOCO128 signal edge)
timing	 The TRC register overflows.
TRCIOA, TRCIOB, TRCIOC,	Programmable I/O port or input capture input (selectable individually by
and TRCIOD pin functions	pin)
INT0 pin function	Programmable I/O port or INT0 interrupt input
Read from timer	The count value can be read by reading TRC register.
Write to timer	The TRC register can be written to.
Select functions	Input capture input pin select
	One or more of pins TRCIOA, TRCIOB, TRCIOC, and TRCIOD
	 Input capture input valid edge selected
	Rising edge, falling edge, or both rising and falling edges
	 Buffer operation (Refer to 14.3.3.2 Buffer Operation.)
	 Digital filter (Refer to 14.3.3.3 Digital Filter.)
	 Input-capture trigger selected
	fOCO128 can be selected for input-capture trigger input of the
	TRCGRA register.

Table 14.16 Specifications of Input Capture Function

j = A, B, C, or D




Figure 14.42 Block Diagram of Input Capture Function




b7 b6 b	5 b4 b3 b2 b1 b0				
1	1	Symbol	Address	After Reset	
ΤT		TRCIOR0	0124h	10001000b	
		Bit Symbol	Bit Name	Function	RW
		- IOA0	TRCGRA control bits	 b1 b0 0 0 : Input capture to the TRCGRA register at the rising edge 0 1 : Input capture to the TRCGRA register at the falling edge 	RW
		IOA1		 1 0 : Input capture to the TRCGRA register at both edges 1 1 : Do not set. 	RW
		IOA2	TRCGRA mode select bit ⁽¹⁾	Set to 1 (input capture) in the input capture function.	RW
		IOA3	TRCGRA input capture input sw itch bit(3)	0 : fOCO128 signal 1 : TRCIOA pin input	RW
		IOB0	TRCGRB control bits	 b5 b4 0 0 : Input capture to the TRCGRB register at the rising edge 0 1 : Input capture to the TRCGRB register 	RW
		- IOB1		at the falling edge 1 0 : Input capture to the TRCGRB register at both edges 1 1 : Do not set.	RW
		IOB2	TRCGRB mode select bit ⁽²⁾	Set to 1 (input capture) in the input capture function.	RW
		— (b7)	Nothing is assigned. If necess When read, the content is 1.	ary, set to 0.	—

1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.

2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

3. The IOA3 bit is enabled when the IOA2 bit is set to 1 (input capture function).

Figure 14.43 TRCIOR0 Register for Input Capture Function



1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.

2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.


Figure 14.44 TRCIOR1 Register for Input Capture Function

Table 14.17 Functions of TRCGRj Register when Using Input Capture Function

Register	Setting	Register Function	Input Capture Input Pin
TRCGRA	-	General register. Can be used to read the TRC register value	TRCIOA
TRCGRB		at input capture.	TRCIOB
TRCGRC	BFC = 0	General register. Can be used to read the TRC register value	TRCIOC
TRCGRD	BFD = 0	at input capture.	TRCIOD
TRCGRC	BFC = 1	Buffer registers. Can be used to hold transferred value from	TRCIOA
TRCGRD	BFD = 1	the general register. (Refer to 14.3.3.2 Buffer Operation.)	TRCIOB

j = A, B, C, or D

BFC, BFD: Bits in TRCMR register




14.3.5 Timer Mode (Output Compare Function)

This function detects when the contents of the TRC register (counter) and the TRCGRj register (j = A, B, C, or D) match (compare match). When a match occurs a signal is output from the TRCIOj pin at a given level. The output compare function, or other mode or function, can be selected for each individual pin.

Table 14.18 lists the Specifications of Output Compare Function, Figure 14.46 shows a Block Diagram of Output Compare Function, Figures 14.47 to 14.49 show the registers associated with the output compare function, Table 14.19 lists the Functions of TRCGRj Register when Using Output Compare Function, and Figure 14.50 shows an Operating Example of Output Compare Function.

Item	Specification
Count source	f1, f2, f4, f8, f32, fOCO40M, or external signal (rising edge) input to TRCCLK pin
Count operation	Increment
Count period	 The CCLR bit in the TRCCR1 register is set to 0 (free running operation): 1/fk × 65,536 fk: Count source frequency The CCLR bit in the TRCCR1 register is set to 1 (TRC register set to 0000h at TRCGRA compare match): 1/fk × (n + 1) n: TRCGRA register setting value
Waveform output timing	Compare match
Count start condition	1 (count starts) is written to the TSTART bit in the TRCMR register.
Count stop condition	0 (count stops) is written to the TSTART bit in the TRCMR register. The output compare output pin retains output level before count stops, the TRC register retains a value before count stops.
Interrupt request generation	Compare match (contents of registers TRC and TRCGRj match)
timing	The TRC register overflows.
TRCIOA, TRCIOB, TRCIOC, and TRCIOD pin functions	Programmable I/O port or output compare output (selectable individually by pin)
INT0 pin function	Programmable I/O port, pulse output forced cutoff signal input, or $\overline{\text{INTO}}$ interrupt input
Read from timer	The count value can be read by reading the TRC register.
Write to timer	The TRC register can be written to.
Select functions	 Output compare output pin selected One or more of pins TRCIOA, TRCIOB, TRCIOC, and TRCIOD Compare match output level select "L" output, "H" output, or toggle output Initial output level select Sets output level for period from count start to compare match Timing for clearing the TRC register to 0000h Overflow or compare match with the TRCGRA register Buffer operation (Refer to 14.3.3.2 Buffer Operation.) Pulse output forced cutoff signal input (Refer to 14.3.3.4 Forced Cutoff of Pulse Output.)
	 Can be used as an internal timer by disabling timer RC output

j = A, B, C, or D



b7 b6 b5	b4 b3 b2 b1 b0				
ЩĭĻ	└┰┸╤┸╤┸╤┚╴	Symbol TRCIOR0	Address 0124h	After Reset 10001000b	
			-		
		Bit Symbol	Bit Name	Function	RW
		- IOA0	TRCGRA control bits	 0 0 : Disable pin output by compare match (TRCIOA pin functions as the programmable I/O port) 0 1 : "L" output by compare match in the TRCGRA register 	RW
		- IOA1		 1 0 : "H" output by compare match in the TRCGRA register 1 1 : Toggle output by compare match in the TRCGRA register 	RW
		IOA2	TRCGRA mode select bit ⁽¹⁾	Set to 0 (output compare) in the output compare function.	RW
		IOA3	TRCGRA input capture input sw itch bit	Set to 1.	RW
		- IOB0	TRCGRB control bits	 b5 b4 0 0 : Disable pin output by compare match (TRCIOB pin functions as the programmable I/O port) 0 1 : "L" output by compare match in the TRCIOD processory of the transmission of transmission of the transmission of transmission	RW
		- IOB1		 the TRCGRB register 1 0 : "H" output by compare match in the TRCGRB register 1 1 : Toggle output by compare match in the TRCGRB register 	RW
		IOB2	TRCGRB mode select bit ⁽²⁾	Set to 0 (output compare) in the output compare function.	RW
1		—	Nothing is assigned. If necess	ary, set to 0.	

1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.

2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

Figure 14.47 TRCIOR0 Register for Output Compare Function

b7 b6 b5	5 b4 b3 b2 b1 b0				
X 0	N o	Symbol	Address	After Reset	
		TRCIOR1	0125h	10001000b	
		Bit Symbol	Bit Name	Function	RW
		10C0	TRCGRC control bits	 b1 b0 0 0 : Disable pin output by compare match 0 1 : "L" output by compare match in the TRCGRC register 1 0 : "H" output by compare match in 	RW
		IOC1		the TRCGRC register 1 1 : Toggle output by compare match in the TRCGRC register	RW
		IOC2	TRCGRC mode select bit ⁽¹⁾	Set to 0 (output compare) in the output compare function.	RV
		(b3)	Nothing is assigned. If neces When read, the content is 1.	sary, set to 0.	_
		IOD0	TRCGRD control bits	 b5 b4 0 0: Disable pin output by compare match 0 1: "L" output by compare match in the TRCGRD register 1 0: "H" output by compare match in 	RW
		- IOD1		 1 0. H output by compare match in the TRCGRD register 1 1 : Toggle output by compare match in the TRCGRD register 	RW
		IOD2	TRCGRD mode select bit ⁽²⁾	Set to 0 (output compare) in the output compare function.	RW
		 (b7)	Nothing is assigned. If neces When read, the content is 1.	sary, set to 0.	_

1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.

2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

Figure 14.48 TRCIOR1 Register for Output Compare Function

b7 b6 b	5 b4 b3 b2 b1 b0				
Щ		Symbol	Address	After Reset	
		TRCCR1	0121h	00h	
		Bit Symbol	Bit Name	Function	RW
		ТОА	TRCIOA output level select bit ^(1, 2)	0 : Initial output "L" 1 : Initial output "H"	RW
		ТОВ	TRCIOB output level select bit ^(1, 2)		RW
		тос	TRCIOC output level select bit ^(1, 2)		RW
		TOD	TRCIOD output level select bit ^(1, 2)		RW
		ТСКО	Count source select bits ⁽¹⁾	b6 b5 b4 0 0 0 : f1 0 0 1 : f2	RW
		TCK1		0 1 0:f4 0 1 1:f8 1 0 0:f32	RW
		TCK2		1 0 1 : TRCCLK input rising edge 1 1 0 : fOCO40M 1 1 1 : Do not set.	RW
		CCLR	TRC counter clear select bit	0 : Disable clear (free-running operation) 1 : Clear by compare match in the TRCGRA register	RW

1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).

2. If the pin function is set for waveform output (refer to **Tables 7.13** to **7.16**, **Tables 7.26** to **7.29**, and **Tables 7.37** to **7.40**), the initial output level is output when the TRCCR1 register is set.

Table 14.19 Functions of TRCGRj Register when Using Output Compare Function

Register	Setting	Register Function	Output Compare
Ŭ	J J	č	Output Pin
TRCGRA	-	General register. Write a compare value to one of these	TRCIOA
TRCGRB		registers.	TRCIOB
TRCGRC	BFC = 0	General register. Write a compare value to one of these	TRCIOC
TRCGRD	BFD = 0	registers.	TRCIOD
TRCGRC	BFC = 1	Buffer register. Write the next compare value to one of	TRCIOA
TRCGRD	BFD = 1	these registers. (Refer to 14.3.3.2 Buffer Operation.)	TRCIOB

j = A, B, C, or D BFC, BFD: Bits in TRCMR register

Figure 14.49 TRCCR1 Register for Output Compare Function

R8C/26 Group, R8C/27 Group




Figure 14.50 Operating Example of Output Compare Function

14.3.6 PWM Mode


This mode outputs PWM waveforms. A maximum of three PWM waveforms with the same period are output. The PWM mode, or the timer mode, can be selected for each individual pin. (However, since the TRCGRA register is used when using any pin for the PWM mode, the TRCGRA register cannot be used for the timer mode.)

Table 14.20 lists the Specifications of PWM Mode, Figure 14.51 shows a Block Diagram of PWM Mode, Figure 14.52 shows the register associated with the PWM mode, Table 14.21 lists the Functions of TRCGRj Register in PWM Mode, and Figures 14.53 and 14.54 show Operating Examples of PWM Mode.

Item	Specification
Count source	f1, f2, f4, f8, f32, fOCO40M, or external signal (rising edge) input to
	TRCCLK pin
Count operation	Increment
PWM waveform	PWM period: 1/fk × (m + 1)
	Active level width: 1/fk × (m - n)
	Inactive width: 1/fk × (n + 1)
	fk: Count source frequency
	m: TRCGRA register setting value
	n: TRCGRj register setting value
	m+1
	n+1 m-n ("L" is active level)
Count start condition	1 (count starts) is written to the TSTART bit in the TRCMR register.
Count stop condition	0 (count stops) is written to the TSTART bit in the TRCMR register.
	PWM output pin retains output level before count stops, TRC register
	retains value before count stops.
Interrupt request generation	 Compare match (contents of registers TRC and TRCGRh match)
timing	The TRC register overflows.
TRCIOA pin function	Programmable I/O port
TRCIOB, TRCIOC, and	Programmable I/O port or PWM output (selectable individually by pin)
TRCIOD pin functions	
INT0 pin function	Programmable I/O port, pulse output forced cutoff signal input, or INTO interrupt input
Read from timer	The count value can be read by reading the TRC register.
Write to timer	The TRC register can be written to.
Select functions	One to three pins selectable as PWM output pins per channel
	One or more of pins TRCIOB, TRCIOC, and TRCIOD
	 Active level selectable by individual pin
	• Buffer operation (Refer to 14.3.3.2 Buffer Operation.)
	• Pulse output forced cutoff signal input (Refer to 14.3.3.4 Forced Cutoff
	of Pulse Output.)


Table 14.20 Specifications of PWM Mode

j = B, C, or Dh = A, B, C, or D





14. Timers



1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).

2. If the pin function is set for waveform output (refer to **Table 7.15**, **Table 7.16**, **Tables 7.26** to **7.29**, and **Tables 7.37** to **7.40**), the initial output level is output when the TRCCR1 register is set.

Figure 14.52 TRCCR1 Register in PWM Mode

Table 14.21 Functions of TRCGRj Register in PWM Mode

Register	Setting	Register Function	PWM Output Pin
TRCGRA	-	General register. Set the PWM period.	-
TRCGRB	-	General register. Set the PWM output change point.	TRCIOB
TRCGRC	BFC = 0	General register. Set the PWM output change point.	TRCIOC
TRCGRD	BFD = 0		TRCIOD
TRCGRC	BFC = 1	Buffer register. Set the next PWM period. (Refer to 14.3.3.2 Buffer Operation.)	-
TRCGRD	BFD = 1	Buffer register. Set the next PWM output change point. (Refer to 14.3.3.2 Buffer Operation .)	TRCIOB

j = A, B, C, or D

BFC, BFD: Bits in TRCMR register

NOTE:

1. The output level does not change even when a compare match occurs if the TRCGRA register value (PWM period) is the same as the TRCGRB, TRCGRC, or TRCGRD register value.




Figure 14.53 Operating Example of PWM Mode

R8C/26 Group, R8C/27 Group




Figure 14.54 Operating Example of PWM Mode (Duty 0% and Duty 100%)

14.3.7 PWM2 Mode

This mode outputs a single PWM waveform. After a given wait duration has elapsed following the trigger, the pin output switches to active level. Then, after a given duration, the output switches back to inactive level. Furthermore, the counter stops at the same time the output returns to inactive level, making it possible to use PWM2 mode to output a programmable wait one-shot waveform.

Since timer RC uses multiple general registers in PWM2 mode, other modes cannot be used in conjunction with it.

Figure 14.55 shows a Block Diagram of PWM2 Mode, Table 14.22 lists the Specifications of PWM2 Mode, Figure 14.56 shows the register associated with PWM2 mode, Table 14.23 lists the Functions of TRCGRj Register in PWM2 Mode, and Figures 14.57 to 14.59 show Operating Examples of PWM2 Mode.




Figure 14.55 Block Diagram of PWM2 Mode

1, f2, f4, f8, f32, f0CO40M, or external signal (rising edge) input to TRCCLK pin forcement TRC register WM period: 1/fk × (m + 1) (no TRCTRG input) active level width: 1/fk × (n - p) Vait time from count start or trigger: 1/fk × (p + 1) fk: Count source frequency m: TRCGRA register setting value p: TRCGRC register setting value p: TRCGRC register setting value TRCTRG input TRCTRG input (TRCTRG: Rising edge, active level is "H") Bits TCEG1 to TCEG0 in the TRCCR2 register are set to 00b (TRCTRG trigger disabled) or the CSEL bit in the TRCCR2 register are set to 01b, 10b, or 11b (TRCTRG trigger enabled) and the TSTART bit in the TRCMR register is set to 1 (count starts). A trigger is input to the TRCTRG pin 0 (count storps) is written to the TSTART bit in the TRCMR register while the CSEL		
WM period: 1/fk × (m + 1) (no TRCTRG input) Active level width: 1/fk × (m - p) Vait time from count start or trigger: 1/fk × (p + 1) fk: Count source frequency m: TRCGRA register setting value p: TRCGRC register setting value TRCTRG input TRCIOB output TRCIOB output (TRCTRG: Rising edge, active level is "H") Bits TCEG1 to TCEG0 in the TRCCR2 register are set to 00b (TRCTRG trigger disabled) or the CSEL bit in the TRCCR2 register is set to 0 (count continues). 1 (count starts) is written to the TSTART bit in the TRCMR register. Bits TCEG1 to TCEG0 in the TRCCR2 register are set to 01b, 10b, or 11b (TRCTRG trigger enabled) and the TSTART bit in the TRCMR register is set to 1 (count starts). A trigger is input to the TRCTRG pin 0 (count storps) is written to the TSTART bit in the TRCMR register while the CSEL		
<pre>ctive level width: 1/fk × (n - p) Vait time from count start or trigger: 1/fk × (p + 1) fk: Count source frequency m: TRCGRA register setting value n: TRCGRB register setting value p: TRCGRC register setting value TRCTRG input TRCTRG input TRCIOB output (TRCTRG: Rising edge, active level is "H") Bits TCEG1 to TCEG0 in the TRCCR2 register are set to 00b (TRCTRG trigger disabled) or the CSEL bit in the TRCCR2 register are set to 01b, 10b, or 11b (TRCTRG trigger enabled) and the TSTART bit in the TRCMR register is set to 1 (count starts). A trigger is input to the TRCTRG pin 0 (count stops) is written to the TSTART bit in the TRCMR register while the CSEL</pre>		
(TRCTRG: Rising edge, active level is "H") Bits TCEG1 to TCEG0 in the TRCCR2 register are set to 00b (TRCTRG trigger disabled) or the CSEL bit in the TRCCR2 register is set to 0 (count continues). 1 (count starts) is written to the TSTART bit in the TRCMR register. Bits TCEG1 to TCEG0 in the TRCCR2 register are set to 01b, 10b, or 11b (TRCTRG trigger enabled) and the TSTART bit in the TRCMR register is set to 1 (count starts). A trigger is input to the TRCTRG pin 0 (count stops) is written to the TSTART bit in the TRCMR register while the CSEL		
disabled) or the CSEL bit in the TRCCR2 register is set to 0 (count continues). 1 (count starts) is written to the TSTART bit in the TRCMR register. Bits TCEG1 to TCEG0 in the TRCCR2 register are set to 01b, 10b, or 11b (TRCTRG trigger enabled) and the TSTART bit in the TRCMR register is set to 1 (count starts). A trigger is input to the TRCTRG pin 0 (count stops) is written to the TSTART bit in the TRCMR register while the CSEL		
 bit in the TRCCR2 register is set to 0 or 1. The TRCIOB pin outputs the initial level in accordance with the value of the TOB bit in the TRCCR1 register. The TRC register retains the value before count stops. The count stops due to a compare match with TRCGRA while the CSEL bit in the TRCCR2 register is set to 1 The TRCIOB pin outputs the initial level. The TRC register retains the value before count stops if the CCLR bit in the TRCCR1 register is set to 0. The TRC register is set to 1. 		
Compare match (contents of TRC and TRCGRj registers match)		
The TRC register overflows		
Programmable I/O port or TRCTRG input		
PWM output		
Programmable I/O port		
Programmable I/O port, pulse output forced cutoff signal input, or INTO interrupt		
he count value can be read by reading the TRC register.		
he TRC register can be written to.		
n¢ Th		

Table 14.22 Specifications of PWM2 Mode

j = A, B, or C

	- <u>-</u>			
	Symbol TRCCR1	Address 0121h	After Reset	
	Bit Symbol	Bit Name	Function	RW
	TOA	TRCIOA output level select bit ⁽¹⁾	Disabled in the PWM2 mode	RW
	- тов	TRCIOB output level select bit ^(1, 2)	 0 : Active level "H" (Initial output "L" "H" output by compare match in the TRCGRC register "L" output by compare match in the TRCGRB register 1 : Active level "L" (Initial output "H" "L" output by compare match in the TRCGRC register "H" output by compare match in the TRCGRB register 	RW
	тос	TRCIOC output level select bit ⁽¹⁾	Disabled in the PWM2 mode	RW
	TOD	TRCIOD output level select bit ⁽¹⁾		RW
	ТСК0	Count source select bits ⁽¹⁾	b6 b5 b4 0 0 0:f1 0 0 1:f2 0 1 0:f4	RW
	TCK1		0 1 0 14 0 1 1 : f8 1 0 0 : f32 1 0 1 : TRCCLK input rising edge	RW
	TCK2		1 1 0 : fOCO40M 1 1 1 : Do not set.	RW
	CCLR	TRC counter clear select bit	0 : Disable clear (free-running operation) 1 : Clear by compare match in the TRCGRA register	RW

NOTES:

1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).

2. If the pin function is set for waveform output (refer to **Table 7.15** and **Table 7.16**), the initial output level is output when the TRCCR1 register is set.

Figure 14.56 TRCCR1 Register in PWM2 Mode

Table 14.23 Functions of TRCGRj Register in PWM2 Mode

Register	Setting	Register Function	PWM2 Output Pin
TRCGRA	-	General register. Set the PWM period.	TRCIOB pin
TRCGRB	-	General register. Set the PWM output change point.	
TRCGRC	BFC = 0	General register. Set the PWM output change point (wait time after trigger).	
TRCGRD	BFD = 0	(Not used in PWM2 mode)	-
TRCGRD	BFD = 1	Buffer register. Set the next PWM output change point. (Refer to 14.3.3.2 Buffer Operation .)	TRCIOB pin

 $j=A,\,B,\,C,\,or\;D$

BFC, BFD: Bits in TRCMR register

NOTE:

1. Do not set the TRCGRB and TRCGRC registers to the same value.




Figure 14.57 Operating Example of PWM2 Mode (TRCTRG Trigger Input Disabled)




Figure 14.58 Operating Example of PWM2 Mode (TRCTRG Trigger Input Enabled)




Figure 14.59 Operating Example of PWM2 Mode (Duty 0% and Duty 100%)

14.3.8 Timer RC Interrupt

Timer RC generates a timer RC interrupt request from five sources. The timer RC interrupt uses the single TRCIC register (bits IR and ILVL0 to ILVL2) and a single vector.

Table 14.24 lists the Registers Associated with Timer RC Interrupt, and Figure 14.60 shows a Block Diagram of Timer RC Interrupt.

Table 14.24	Registers Associated with Timer RC Interrupt
-------------	--

Timer RC Status Register	Timer RC Interrupt Enable Register	Timer RC Interrupt Control Register
TRCSR	TRCIER	TRCIC




Figure 14.60 Block Diagram of Timer RC Interrupt

Like other maskable interrupts, the timer RC interrupt is controlled by the combination of the I flag, IR bit, bits ILVL0 to ILVL2, and IPL. However, it differs from other maskable interrupts in the following respects because a single interrupt source (timer RC interrupt) is generated from multiple interrupt request sources.

- The IR bit in the TRCIC register is set to 1 (interrupt requested) when a bit in the TRCSR register is set to 1 and the corresponding bit in the TRCIER register is also set to 1 (interrupt enabled).
- The IR bit is set to 0 (no interrupt request) when the bit in the TRCSR register or the corresponding bit in the TRCIER register is set to 0, or both are set to 0. In other words, the interrupt request is not maintained if the IR bit is once set to 1 but the interrupt is not acknowledged.
- If after the IR bit is set to 1 another interrupt source is triggered, the IR bit remains set to 1 and does not change.
- If multiple bits in the TRCIER register are set to 1, use the TRCSR register to determine the source of the interrupt request.
- The bits in the TRCSR register are not automatically set to 0 when an interrupt is acknowledged. Set them to 0 within the interrupt routine. Refer to Figure 14.30 TRCSR Register, for the procedure for setting these bits to 0.

Refer to Figure 14.29 TRCIER Register, for details of the TRCIER register.

Refer to **12.1.6 Interrupt Control**, for details of the TRCIC register and **12.1.5.2 Relocatable Vector Tables**, for information on interrupt vectors.

14.3.9 Notes on Timer RC

14.3.9.1 TRC Register

• The following note applies when the CCLR bit in the TRCCR1 register is set to 1 (clear TRC register at compare match with TRCGRA register).

When using a program to write a value to the TRC register while the TSTART bit in the TRCMR register is set to 1 (count starts), ensure that the write does not overlap with the timing with which the TRC register is set to 0000h.

If the timing of the write to the TRC register and the setting of the TRC register to 0000h coincide, the write value will not be written to the TRC register and the TRC register will be set to 0000h.

Reading from the TRC register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.
 Program Example MOV.W #XXXXh, TRC ;Write

lxample	MOV.W	#XXXXh, TRC	;Write
	JMP.B	L1	;JMP.B instruction
L1:	MOV.W	TRC,DATA	;Read

14.3.9.2 TRCSR Register

Reading from the TRCSR register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

Program Example	MOV.B	#XXh, TRCSR	;Write
	JMP.B	L1	;JMP.B instruction
L1:	MOV.B	TRCSR,DATA	;Read

14.3.9.3 Count Source Switching

• Stop the count before switching the count source.

Switching procedure

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- After switching the count source from fOCO40M to another clock, allow a minimum of two cycles of f1 to elapse after changing the clock setting before stopping fOCO40M.

Switching procedure

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- (3) Wait for a minimum of two cycles of f1.
- (4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).

14.3.9.4 Input Capture Function

- The pulse width of the input capture signal should be three cycles or more of the timer RC operation clock (refer to **Table 14.11 Timer RC Operation Clock**).
- The value of the TRC register is transferred to the TRCGRj register one or two cycles of the timer RC operation clock after the input capture signal is input to the TRCIOj (j = A, B, C, or D) pin (when the digital filter function is not used).

14.3.9.5 TRCMR Register in PWM2 Mode

When the CSEL bit in the TRCCR2 register is set to 1 (count stops at compare match with the TRCGRA register), do not set the TRCMR register at compare match timing of registers TRC and TRCGRA.

14.4 Timer RE

Timer RE has the 4-bit counter and 8-bit counter. Timer RE has the following 2 modes:

- Real-time clock mode Generate 1-second signal from fC4 and count seconds, minutes, hours, and days of the week.
- Output compare mode Count a count source and detect compare matches. (For J, K version, timer RE can be used only in output compare mode.)

The count source for timer RE is the operating clock that regulates the timing of timer operations.

14.4.1 Real-Time Clock Mode (For N, D Version Only)

In real-time clock mode, a 1-second signal is generated from fC4 using a divide-by-2 frequency divider, 4-bit counter, and 8-bit counter and used to count seconds, minutes, hours, and days of the week. Figure 14.61 shows a Block Diagram of Real-Time Clock Mode and Table 14.25 lists the Specifications of Real-Time Clock Mode. Figures 14.62 to 14.66 and 14.68 and 14.69 show the registers associated with real-time clock mode. Table 14.26 lists the Interrupt Sources, Figure 14.67 shows the Definition of Time Representation, and Figure 14.70 shows the Operating Example in Real-Time Clock Mode.






Figure 14.61 Block Diagram of Real-Time Clock Mode

ltem	Specification
Count source	fC4
Count operation	Increment
Count start condition	1 (count starts) is written to TSTART bit in TRECR1 register
Count stop condition	0 (count stops) is written to TSTART bit in TRECR1 register
Interrupt request	Select any one of the following:
generation timing	Update second data
	Update minute data
	Update hour data
	Update day of week data
	 When day of week data is set to 000b (Sunday)
TREO pin function	Programmable I/O ports or output of f2, f4, or f8
Read from timer	When reading TRESEC, TREMIN, TREHR, or TREWK register, the count
	value can be read. The values read from registers TRESEC, TREMIN, and
	TREHR are represented by the BCD code.
Write to timer	When bits TSTART and TCSTF in the TRECR1 register are set to 0 (timer
	stops), the value can be written to registers TRESEC, TREMIN, TREHR,
	and TREWK. The values written to registers TRESEC, TREMIN, and
	TREHR are represented by the BCD codes.
Select function	• 12-hour mode/24-hour mode switch function

14. Timers












Figure 14.64 TREHR Register in Real-Time Clock Mode




Figure 14.65 TREWK Register in Real-Time Clock Mode

Timer RE Control R	Register 1			
b7 b6 b5 b4 b3 b2 b1 b0	Symbol TRECR1	Address 011Ch	After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	(b0)	Nothing is assigned. If necess When read, the content is 0.	ary, set to 0.	
	TCSTF	Timer RE count status flag	0 : Count stopped 1 : Counting	RO
	TOENA	TREO pin output enable bit	0 : Disable clock output 1 : Enable clock output	RW
	INT	Interrupt request timing bit	Set to 1 in real-time clock mode.	RW
	TRERST	Timer RE reset bit	 When setting this bit to 0, after setting it to 1, the follow ings will occur. Registers TRESEC, TREMIN, TREHR, TREWK, and TRECR2 are set to 00h. Bits TCSTF, INT, PM, H12_H24, and TSTART in the TRECR1 register are set to 0. The 8-bit counter is set to 00h and the 4-bit counter is set to 0h. 	RW
	- PM	A.m./p.m. bit	When the H12_H24 bit is set to 0 (12-hour mode) ⁽¹⁾ 0 : a.m. 1 : p.m. When the H12_H24 bit is set to 1 (24-hour mode), its value is undefined.	RW
	H12_H24	Operating mode select bit	0 : 12-hour mode 1 : 24-hour mode	RW
	TSTART	Timer RE count start bit	0 : Count stops 1 : Count starts	RW
NOTE: 1. This bit is auto	matically mod	ified w hile timer RE counts.		

Figure 14.66 TRECR1 Register in Real-Time Clock Mode

Contents of	H12_H24 bit = 1 (24-hour mode)	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
TREHR Register	H12_H24 bit = 0 (12-hour mode)	0	1	2	3	4	5	6	7	8	9	10	11	0	1	2	3	4	5
Contents of PI	/l bit						0 (a	.m.)								1 (p	.m.)		
Contents in TRE	WK register								00	00 (S	unda	y)							
Contents of	H12_H24 bit = 1 (24-hour mode)	18	19	20	21	22	23	0	1	2	3								
Contents of TREHR Register		18 6	19 7	20 8	21 9	22 10	23 11	0	1	2 2	3 3								
	(24-hour mode) H12_H24 bit = 0 (12-hour mode)			8			_	-		2	-								

14. Timers

Г

XX0 T T T	Symbol TRECR2	Address 011Dh	After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	- SEIE	Periodic interrupt triggered every second enable bit ⁽¹⁾	 0 : Disable periodic interrupt triggered every second 1 : Enable periodic interrupt triggered every second 	RW
	- MNIE	Periodic interrupt triggered every minute enable bit ⁽¹⁾	 0 : Disable periodic interrupt triggered every minute 1 : Enable periodic interrupt triggered every minute 	RW
	- HRIE	Periodic interrupt triggered every hour enable bit ⁽¹⁾	 0 : Disable periodic interrupt triggered every hour 1 : Enable periodic interrupt triggered every hour 	RW
	DYIE	Periodic interrupt triggered every day enable bit ⁽¹⁾	 0 : Disable periodic interrupt triggered every day 1 : Enable periodic interrupt triggered every day 	RW
	WKIE	Periodic interrupt triggered every w eek enable bit ⁽¹⁾	 0 : Disable periodic interrupt triggered every w eek 1 : Enable periodic interrupt triggered every w eek 	RW
	COMIE	Compare match interrupt enable bit	Set to 0 in real-time clock mode.	RW
	 (b7-b6)	Nothing is assigned. If necessary, set When read, the content is 0.	t to 0.	1-

Figure 14.68 TRECR2 Register in Real-Time Clock Mode

Table 14.26 Interrupt Sources

Factor	Interrupt Source	Interrupt Enable Bit
Periodic interrupt	Value in TREWK register is set to 000b (Sunday)	WKIE
triggered every week	(1-week period)	
Periodic interrupt	TREWK register is updated (1-day period)	DYIE
triggered every day		
Periodic interrupt	TREHR register is updated (1-hour period)	HRIE
triggered every hour		
Periodic interrupt	TREMIN register is updated (1-minute period)	MNIE
triggered every minute		
Periodic interrupt	TRESEC register is updated (1-second period)	SEIE
triggered every second		

Symbol TRECSR	Address 011Eh	After Reset 00001000b	
Bit Symbol	Bit Name	Function	RW
RCS0	Count source select bits	Set to 00b in real-time clock mode.	RW
RCS1			RW
RCS2	4-bit counter select bit	Set to 0 in real-time clock mode.	RW
RCS3	Real-time clock mode select bit	Set to 1 in real-time clock mode.	RW
(b4)	Nothing is assigned. If necessary, When read, the content is 0.	set to 0.	-
RCS5	Clock output select bits ⁽¹⁾	b6b5 00:f2 01:f4 10:f8	RW
RCS6		1 1 : Do not set.	RW
(b7)	Nothing is assigned. If necessary, When read, the content is 0.	set to 0.	

Figure 14.69	TRECSR Register in Real-Time Clock Mode
--------------	---




Figure 14.70 Operating Example in Real-Time Clock Mode

14.4.2 Output Compare Mode

In output compare mode, the internal count source divided by 2 is counted using the 4-bit or 8-bit counter and compare value match is detected with the 8-bit counter. Figure 14.71 shows a Block Diagram of Output Compare Mode and Table 14.27 lists the Specifications of Output Compare Mode. Figures 14.72 to 14.76 show the registers associated with output compare mode, and Figure 14.77 shows the Operating Example in Output Compare Mode.




Figure 14.71 Block Diagram of Output Compare Mode

Item	Specification		
Count sources	f4, f8, f32, fC4 ⁽¹⁾		
Count operations	Increment		
	• When the 8-bit counter content matches with the TREMIN register content,		
	the value returns to 00h and count continues. The count value is held while		
	count stops.		
Count period	• When RCS2 = 0 (4-bit counter is not used)		
	1/fi x 2 x (n+1)		
	• When RCS2 = 1 (4-bit counter is used)		
	1/fi x 32 x (n+1)		
	fi: Frequency of count source		
	n: Setting value of TREMIN register		
Count start condition	1 (count starts) is written to the TSTART bit in the TRECR1 register		
Count stop condition	0 (count stops) is written to the TSTART bit in the TRECR1 register		
Interrupt request	When the 8-bit counter content matches with the TREMIN register content		
generation timing			
TREO pin function	Select any one of the following:		
	Programmable I/O ports		
	• Output f2, f4, or f8		
	Compare output		
Read from timer	When reading the TRESEC register, the 8-bit counter value can be read.		
	When reading the TREMIN register, the compare value can be read.		
Write to timer	Writing to the TRESEC register is disabled.		
	When bits TSTART and TCSTF in the TRECR1 register are set to 0 (timer		
	stops), writing to the TREMIN register is enabled.		
Select functions	Select use of 4-bit counter		
	Compare output function		
	Every time the 8-bit counter value matches the TREMIN register value,		
	TREO output polarity is reversed. The TREO pin outputs "L" after reset is		
	deasserted and the timer RE is reset by the TRERST bit in the TRECR1		
	register. Output level is held by setting the TSTART bit to 0 (count stops).		

 Table 14.27
 Specifications of Output Compare Mode

NOTE:

1. For J, K version, fC4 cannot be selected.




Figure 14.72 TRESEC Register in Output Compare Mode




Figure 14.73 TREMIN Register in Output Compare Mode





Figure 14.74 TRECR1 Register in Output Compare Mode

	b5 b4 b3 b2 l		Symbol TRECR2	Address 011Dh	After Reset 00h	
			Bit Symbol	Bit Name	Function	RW
		L	SEIE	Periodic interrupt triggered every second enable bit	Set to 0 in output compare mode.	RW
			MNIE	Periodic interrupt triggered every minute enable bit		RW
			HRIE	Periodic interrupt triggered every hour enable bit		RW
			DYIE	Periodic interrupt triggered every day enable bit		RW
			WKIE	Periodic interrupt triggered every w eek enable bit		RW
			COMIE	Compare match interrupt enable bit	0 : Disable compare match interrupt 1 : Enable compare match interrupt	RW
			 (b7-b6)	Nothing is assigned. If necessary, se When read, the content is 0.	t to 0.	—

Figure 14.75 TRECR2 Register in Output Compare Mode



2. For J, K version, fC4 cannot be selected.

Figure 14.76 TRECSR Register in Output Compare Mode




Figure 14.77 Operating Example in Output Compare Mode

14.4.3 Notes on Timer RE

14.4.3.1 Starting and Stopping Count

Timer RE has the TSTART bit for instructing the count to start or stop, and the TCSTF bit, which indicates count start or stop. Bits TSTART and TCSTF are in the TRECR1 register.

Timer RE starts counting and the TCSTF bit is set to 1 (count starts) when the TSTART bit is set to 1 (count starts). It takes up to 2 cycles of the count source until the TCSTF bit is set to 1 after setting the TSTART bit to 1. During this time, do not access registers associated with timer $RE^{(1)}$ other than the TCSTF bit.

Also, timer RE stops counting when setting the TSTART bit to 0 (count stops) and the TCSTF bit is set to 0 (count stops). It takes the time for up to 2 cycles of the count source until the TCSTF bit is set to 0 after setting the TSTART bit to 0. During this time, do not access registers associated with timer RE other than the TCSTF bit.

NOTE:

1. Registers associated with timer RE: TRESEC, TREMIN, TREHR, TREWK, TRECR1, TRECR2, and TRECSR.

14.4.3.2 Register Setting

Write to the following registers or bits when timer RE is stopped.

- Registers TRESEC, TREMIN, TREHR, TREWK, and TRECR2
- Bits H12_H24, PM, and INT in TRECR1 register
- Bits RCS0 to RCS3 in TRECSR register

Timer RE is stopped when bits TSTART and TCSTF in the TRECR1 register are set to 0 (timer RE stopped).

Also, set all above-mentioned registers and bits (immediately before timer RE count starts) before setting the TRECR2 register.

Figure 14.78 shows a Setting Example in Real-Time Clock Mode.




Figure 14.78 Setting Example in Real-Time Clock Mode

14.4.3.3 Time Reading Procedure of Real-Time Clock Mode

In real-time clock mode, read registers TRESEC, TREMIN, TREHR, and TREWK when time data is updated and read the PM bit in the TRECR1 register when the BSY bit is set to 0 (not while data is updated). Also, when reading several registers, an incorrect time will be read if data is updated before another register is read after reading any register.

In order to prevent this, use the reading procedure shown below.

• Using an interrupt

Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register in the timer RE interrupt routine.

• Monitoring with a program 1

Monitor the IR bit in the TREIC register with a program and read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register after the IR bit in the TREIC register is set to 1 (timer RE interrupt request generated).

• Monitoring with a program 2

- (1) Monitor the BSY bit.
- (2) Monitor until the BSY bit is set to 0 after the BSY bit is set to 1 (approximately 62.5 ms while the BSY bit is set to 1).
- (3) Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register after the BSY bit is set to 0.

• Using read results if they are the same value twice

- (1) Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register.
- (2) Read the same register as (1) and compare the contents.
- (3) Recognize as the correct value if the contents match. If the contents do not match, repeat until the read contents match with the previous contents.

Also, when reading several registers, read them as continuously as possible.

15. Serial Interface

The serial interface consists of two channels (UART0 and UART1). Each UARTi (i = 0 or 1) has an exclusive timer to generate the transfer clock and operates independently.

Figure 15.1 shows a UARTi (i = 0 or 1) Block Diagram. Figure 15.2 shows a UARTi Transmit/Receive Unit. UARTi has two modes: clock synchronous serial I/O mode and clock asynchronous serial I/O mode (UART mode). Figures 15.3 to 15.7 show the registers associated with UARTi.




Figure 15.1 UARTi (i = 0 or 1) Block Diagram





Figure 15.2 UARTi Transmit/Receive Unit



2. Bits SUM, PER, FER, and OER are set to 0 (no error) when bits SMD2 to SMD0 in the UiMR register are set to 000b (serial interface disabled) or the RE bit in the UiC1 register is set to 0 (receive disabled). The SUM bit is set to 0 (no error) when bits PER, FER, and OER are set to 0 (no error). Bits PER and FER are set to 0 even when the higher byte of the UiRB register is read out.

Also, bits PER and FER are set to 0 when reading the high-order byte of the UiRB register.

Figure 15.3 Registers U0TB to U1TB and U0RB to U1RB





Figure 15.4 Registers U0BRG to U1BRG and U0MR to U1MR

	Symbol U0C0 U1C0	Address 00A4h 00ACh	After Reset 00001000b 00001000b	
	Bit Symbol	Bit Name	Function	RW
	CLK0	BRG count source select bits ⁽¹⁾	^{b1 b0} 0 0 : Selects f1 0 1 : Selects f8	RW
	CLK1		1 0 : Selects f32 1 1 : Do not set.	RW
	(b2)	Reserved bit	Set to 0.	RW
	TXEPT	Transmit register empty flag	0 : Data in transmit register (during transmit) 1 : No data in transmit register (transmit completed)	RO
	 (b4)	Nothing is assigned. If nec When read, the content is	•	-
	NCH	Data output select bit	0 : TXDi pin is for CMOS output 1 : TXDi pin is for N-channel open drain output	RW
	 CKPOL	CLK polarity select bit	 0 : Transmit data is output at falling edge of transfer clock and receive data is input at rising edge 1 : Transmit data is output at rising edge of transfer clock and receive data is input at falling edge 	RW
	UFORM	Transfer format select bit	0 : LSB first 1 : MSB first	RW

Figure 15.5 Registers U0C0 to U1C0





Pin Se	elect Register	· 1							
	b5 b4 b3 b2 b1 b0								
	0001	Symbol		Address			Δf	ter Reset	
└┰┸┰┸	┯┹┱┹┰┸┯┶┯┷┲┛	PINSR1		00F5h			AI	00h	
		Bit Symbol		Bit Name			F		RW
		UART1SEL	TXD	1/RXD1 pin selee		01	: P3_7(TXD1/RX : P3_7(TXD1), P	4_5(RXD1)	RW
		UART1SEL	1				: P3_6(TXD1/RX : Do not set.	D1)	RW
		(b2)		erved bit				, the content is 0.	RW
		 (b7-b3)	Rese	erved bits	,	Set	to 0. When read	, the content is 0.	RW
NOTE									<u> </u>
1.	The UART1 pin	is can be sele	ected by	using bits U1P	NSEL, TXD1	SEL	and TXD1EN in	the PMR register.	
Port M	lode Register	•							
b7 b6 b	b5 b4 b3 b2 b1 b0								
		Symbol		Address			А	fter Reset	
		PMR		00F8h				00h	
		Bit Symbol		Bit Name	1			Function	RW
	L	INT1SEL	INT1 p	in select bit			: P1_5, P1_7 : P3_6		RW
		 (b2-b1)		g is assigned. If read, the conter		set	to 0.		_
		SSISEL		select bit			: P3_3 : P1_6		RW
		U1 PINSEL	TXD1	oin switch bit ⁽¹⁾		0	: P0_0		RW
		TXD1SEL	Port/T)	KD1 pin switch t	pit ⁽¹⁾	0	: P3_6, P3_7 : Programmable	VO port	RW
		TADISEL				1	: TXD1		L A A
		TXD1EN	TXD1/I	RXD1 select bit ⁽¹))		: RXD1 : TXD1		RW
		IICSEL	SSU/	¹² C bus pin swit	tch bit		: Selects SSU : Selects PC b		RW
NOTE	2	L	1						
1.	The UART1 pir UART1SEL0 in			/ using bits U1P	INSEL, TXD1	SEL	and TXD1EN, a	nd bits UART1SEL1 and	l
	·		-	1			1		
	PINSR1 Regis		nction		PMR Regis				
	UART1SEL1 UART1SEL0			U1 PINSEL bit	TXD1SEL	bit	TXD1EN bit		
	UARTISLEU	P3_7(1					1		
	00b			×	×		0		
	000	P3_7(F		0	4		-		
		P0_0(1		0	1		×		
	01b	P3_7(1		1	1		×		
		P4_5(F			×				
	10	P3_6(1		×	×		1		
	10b	P3_6(F					0		
		P0_0(1	XD1)	0	1		×		
	x : 0 or 1								

Figure 15.7 Registers PINSR1 and PMR

15.1 Clock Synchronous Serial I/O Mode

In the clock synchronous serial I/O mode, data is transmitted and received using a transfer clock. Table 15.1 lists the Specifications of Clock Synchronous Serial I/O Mode. Table 15.2 lists the Registers Used and Settings in Clock Synchronous Serial I/O Mode.

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clocks	 CKDIR bit in UiMR register is set to 0 (internal clock): fi/(2(n+1)) fi = f1, f8, f32 n = value set in U0BRG register: 00h to FFh The CKDIR bit is set to 1 (external clock): input from CLKi pin
Transmit start conditions	 Before transmit starts, the following requirements must be met⁽¹⁾ The TE bit in the UiC1 register is set to 1 (transmission enabled) The TI bit in the UiC1 register is set to 0 (data in the UiTB register)
Receive start conditions	 Before receive starts, the following requirements must be met⁽¹⁾ The RE bit in the UiC1 register is set to 1 (reception enabled) The TE bit in the UiC1 register is set to 1 (transmission enabled) The TI bit in the UiC1 register is set to 0 (data in the UiTB register)
Interrupt request generation timing	 When transmitting, one of the following conditions can be selected The UiIRS bit is set to 0 (transmit buffer empty): When transferring data from the UiTB register to UARTi transmit register (when transmission starts). The UiIRS bit is set to 1 (transmission completes): When completing data transmission from UARTi transmit register. When receiving When data transfer from the UARTi receive register to the UiRB register (when reception completes).
Error detection	 Overrun error⁽²⁾ This error occurs if the serial interface starts receiving the next data item before reading the UiRB register and receives the 7th bit of the next data.
Select functions	 CLK polarity selection Transfer data input/output can be selected to occur synchronously with the rising or the falling edge of the transfer clock. LSB first, MSB first selection Whether transmitting or receiving data begins with bit 0 or begins with bit 7 can be selected. Continuous receive mode selection Receive is enabled immediately by reading the UiRB register.

Table 15.1 Specifications of Clock Synchronous Serial I/O Mod

i = 0 or 1

NOTES:

1. If an external clock is selected, ensure that the external clock is "H" when the CKPOL bit in the U0C0 register is set to 0 (transmit data output at falling edge and receive data input at rising edge of transfer clock), and that the external clock is "L" when the CKPOL bit is set to 1 (transmit data output at rising edge and receive data input at falling edge of transfer clock).

2. If an overrun error occurs, the receive data (b0 to b8) of the UiRB register will be undefined. The IR bit in the SiRIC register remains unchanged.

Register	Bit	Function
UiTB	0 to 7	Set data transmission
UiRB	0 to 7	Data reception can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set bit rate
UiMR	SMD2 to SMD0	Set to 001b
	CKDIR	Select the internal clock or external clock
UiC0	CLK1 to CLK0	Select the count source in the UiBRG register
	TXEPT	Transmit register empty flag
	NCH	Select TXDi pin output mode
	CKPOL	Select the transfer clock polarity
	UFORM	Select the LSB first or MSB first
UiC1	TE	Set this bit to 1 to enable transmission/reception
	TI	Transmit buffer empty flag
	RE	Set this bit to 1 to enable reception
	RI	Reception complete flag
	UilRS	Select the UARTi transmit interrupt source
	UiRRM	Set this bit to 1 to use continuous receive mode

Table 15.2	Registers Used and Settings in Clock Synchronous Serial I/O Mode ⁽¹⁾
------------	---

i = 0 or 1

NOTE:

1. Set bits which are not in this table to 0 when writing to the above registers in clock synchronous serial I/O mode.

Table 15.3 lists the I/O Pin Functions in Clock Synchronous Serial I/O Mode. The TXDi (i = 0 or 1) pin outputs "H" level between the operating mode selection of UARTi and transfer start. (If the NCH bit is set to 1 (N-channel open-drain output), this pin is in a high-impedance state.)

Pin Name	Function	Selection Method
TXD0 (P1_4)	Output serial data	(Outputs dummy data when performing reception only)
RXD0 (P1_5)	Input serial data	PD1_5 bit in PD1 register = 0
		(P1_5 can be used as an input port when performing
		transmission only)
CLK0 (P1_6)	Output transfer clock	CKDIR bit in U0MR register = 0
	Input transfer clock	CKDIR bit in U0MR register = 1
		PD1_6 bit in PD1 register = 0
TXD1 (either P0_0,	Output serial data	Set registers PINSR1 and PMR (refer to Figure 15.7
P3_6, or P3_7)		Registers PINSR1 and PMR)
		(Outputs dummy data when performing reception only)
RXD1 (either P3_6,	Input serial data	Set registers PINSR1 and PMR (refer to Figure 15.7
P3_7, or P4_5)		Registers PINSR1 and PMR)
		Corresponding bit in each port direction register = 0
		(Can be used as an input port when performing
		transmission only)
CLK1 (P0_5)	Output transfer clock	CKDIR bit in U1MR register = 0
	Input transfer clock	PD0_5 bit in PD0 register = 0
		CKDIR bit in U1MR register = 1

 Table 15.3
 I/O Pin Functions in Clock Synchronous Serial I/O Mode

• Example of transmit timing (when internal clock is selected)	
TE bit in UiC1 1 set data in UiTB register	
TI bit in UiC1 1 register 0 Transfer from UiTB register to UARTi transmit register	
	ing because the TE bit is set to 0
TXDi D0 \ D1 \ D2 \ D3 \ D4 \ D5 \ D6 \ D7 \ D0 \ D1 \ D2 \ D3 \ D4 \ D5 \ D6 \ D7	
TXEPT bit in 1 UiC0 register 0	
IR bit in SITIC 1 register 0	
The above applies under the following settings: n: Setting value to U • CKDIR bit in UIC register = 0 (internal clock) • CKDL bit in UIC0 register = 0 (output transmit data at the falling edge and input receive data at the rising edge of the transfe • UIRS bit in UIC1 register = 0 (an interrupt request is generated when the transmit buffer is empty) • Example of receive timing (when external clock is selected) RE bit in UIC1 1 register 0	
TE bit in UiC1 1 register 0 TI bit in UiC1 1 register 0 Transfer from UITB register to UARTi transmit register Transfer from UITB register to UARTi transmit register	
RXDi D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5	
RI bit in UiC1 1 register 0	
IR bit in SiRIC 1 register 0	
Set to 0 when interrupt request is acknowledged, or set by a program The above applies under the following settings: • CKDIR bit in UiMR register = 1 (external clock) • CKPOL bit in UiC0 register = 0 (output transmit data at the falling edge and input receive data at the rising edge of the transfer	r clock)
The following conditions are met when "H" is applied to the CLKi pin before receiving data: • TE bit in UiC1 register = 1 (enables transmit) • RE bit in UiC1 register = 1 (enables receive) • Write dummy data to the UITB register fEXT: Frequency of external clock	
i = 0 or 1	

15.1.1 Polarity Select Function

Figure 15.9 shows the Transfer Clock Polarity. Use the CKPOL bit in the UiC0 (i = 0 or 1) register to select the transfer clock polarity.





Figure 15.9 Transfer Clock Polarity

15.1.2 LSB First/MSB First Select Function

Figure 15.10 shows the Transfer Format. Use the UFORM bit in the UiC0 (i = 0 or 1) register to select the transfer format.



15.1.3 Continuous Receive Mode

Continuous receive mode is selected by setting the UiRRM (i = 0 or 1) bit in the UiC1 register to 1 (enables continuous receive mode). In this mode, reading the UiRB register sets the TI bit in the UiC1 register to 0 (data in the UiTB register). When the UiRRM bit is set to 1, do not write dummy data to the UiTB register by a program.

15.2 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows data transmission and reception after setting the desired bit rate and transfer data format. Table 15.4 lists the Specifications of UART Mode. Table 15.5 lists the Registers Used and Settings for UART Mode.

Item	Specification
Transfer data formats	Character bit (transfer data): Selectable among 7, 8 or 9 bits
	Start bit: 1 bit
	Parity bit: Selectable among odd, even, or none
	Stop bit: Selectable among 1 or 2 bits
Transfer clocks	• CKDIR bit in UiMR register is set to 0 (internal clock): fj/(16(n+1))
	fj = f1, f8, f32 n = value set in UiBRG register: 00h to FFh
	• CKDIR bit is set to 1 (external clock): fEXT/(16(n+1))
	fEXT: Input from CLKi pin, n = value set in UiBRG register: 00h to FFh
Transmit start conditions	Before transmission starts, the following are required
	- TE bit in UiC1 register is set to 1 (transmission enabled)
	- TI bit in UiC1 register is set to 0 (data in UiTB register)
Receive start conditions	Before reception starts, the following are required
	- RE bit in UiC1 register is set to 1 (reception enabled)
	- Start bit detected
Interrupt request	• When transmitting, one of the following conditions can be selected
generation timing	- UiIRS bit is set to 0 (transmit buffer empty):
	When transferring data from the UiTB register to UARTi transmit register
	(when transmit starts).
	- UiIRS bit is set to 1 (transfer ends):
	When serial interfac.e completes transmitting data from the UARTi
	transmit register
	When receiving
	When transferring data from the UARTi receive register to UiRB register
	(when receive ends).
Error detection	• Overrun error ⁽¹⁾
	This error occurs if the serial interface starts receiving the next data item
	before reading the UiRB register and receive the bit preceding the final
	stop bit of the next data item.
	• Framing error
	This error occurs when the set number of stop bits is not detected.
	Parity error
	This error occurs when parity is enabled, and the number of 1's in parity
	and character bits do not match the number of 1's set.
	• Error sum flag
	This flag is set is set to 1 when an overrun, framing, or parity error is
	generated.

Table 15.4 Specifications of UART Mode

i = 0 or 1

NOTE:

1. If an overrun error occurs, the receive data (b0 to b8) of the UiRB register will be undefined. The IR bit in the SiRIC register remains unchanged.

Register	Bit	Function
UiTB	0 to 8	Set transmit data ⁽¹⁾
UiRB	0 to 8	Receive data can be read ^(1, 2)
	OER, FER, PER, SUM	Error flag
UiBRG	0 to 7	Set a bit rate
UiMR	SMD2 to SMD0	Set to 100b when transfer data is 7 bits long. Set to 101b when transfer data is 8 bits long. Set to 110b when transfer data is 9 bits long.
	CKDIR	Select the internal clock or external clock
	STPS	Select the stop bit
	PRY, PRYE	Select whether parity is included and whether odd or even
UiC0	CLK0, CLK1	Select the count source for the UiBRG register
	TXEPT	Transmit register empty flag
	NCH	Select TXDi pin output mode
	CKPOL	Set to 0
	UFORM	LSB first or MSB first can be selected when transfer data is 8 bits long. Set to 0 when transfer data is 7 or 9 bits long.
UiC1	TE	Set to 1 to enable transmit
	ТІ	Transmit buffer empty flag
	RE	Set to 1 to enable receive
	RI	Receive complete flag
	UilRS	Select the factor of UARTi transmit interrupt
	UiRRM	Set to 0

i = 0 or 1


NOTES:

- 1. The bits used for transmit/receive data are as follows: Bits 0 to 6 when transfer data is 7 bits long; bits 0 to 7 when transfer data is 8 bits long; bits 0 to 8 when transfer data is 9 bits long.
- 2. The following bits are undefined: Bits 7 and 8 when transfer data is 7 bits long; bit 8 when transfer data is 8 bits long.

Table 15.6 lists the I/O Pin Functions in UART Mode. After the UARTi (i = 0 or 1) operating mode is selected, the TXDi pin outputs "H" level (If the NCH bit is set to 1 (N-channel open-drain output), this pin is in a high-impedance state) until transfer starts.

Pin name	Function	Selection Method
TXD0 (P1_4)	Output serial data	(Cannot be used as a port when performing reception only)
RXD0 (P1_5)	Input serial data	PD1_5 bit in PD1 register = 0
		(P1_5 can be used as an input port when performing transmission only)
CLK0 (P1_6)	Programmable I/O Port	CKDIR bit in U0MR register = 0
	Input transfer clock	CKDIR bit in U0MR register = 1
		PD1_6 bit in PD1 register = 0
TXD1 (either	Output serial data	Set registers PINSR1 and PMR (refer to Figure 15.7 Registers PINSR1
P0_0, P3_6,		and PMR)
or P3_7)		(Cannot be used as a port when performing reception only)
RXD1 (either	Input serial data	Set registers PINSR1 and PMR (refer to Figure 15.7 Registers PINSR1
P3_6, P3_7,		and PMR)
or P4_5)		Corresponding bit in each port direction register = 0
		(Can be used as an input port when performing transmission only)
CLK1 (P0_5)	Programmable I/O Port	CKDIR bit in U1MR register = 0
	Input transfer clock	PD0_5 bit in PD0 register = 0
		CKDIR bit in U1MR register = 1

Table 15.6 I/O Pin Functions in UART Mode





R8C/26 Group, R8C/27 Group




Figure 15.12 Receive Timing Example in UART Mode

15.2.1 Bit Rate

In UART mode, the bit rate is the frequency divided by the UiBRG (i = 0 or 1) register.






Table 15.7	Bit Rate Setting Example in UART Mode (Internal Clock Selected)
------------	---

	UiBRG System Clock = 20 MHz			ИНz	System C	lock = 18.432	System Clock = 8 MHz			
Bit Rate (bps)	Count Source	UiBRG Setting Value	Actual Time (bps)	Setting Error (%)	UiBRG Setting Value	Actual Time (bps)	Setting Error (%)	UiBRG Setting Value	Actual Time (bps)	Setting Error (%)
1200	f8	129 (81h)	1201.92	0.16	119 (77h)	1200.00	0.00	51 (33h)	1201.92	0.16
2400	f8	64 (40h)	2403.85	0.16	59 (3Bh)	2400.00	0.00	25 (19h)	2403.85	0.16
4800	f8	32 (20h)	4734.85	-1.36	29 (1Dh)	4800.00	0.00	12 (0Ch)	4807.69	0.16
9600	f1	129 (81h)	9615.38	0.16	119 (77h)	9600.00	0.00	51 (33h)	9615.38	0.16
14400	f1	86 (56h)	14367.82	-0.22	79 (4Fh)	14400.00	0.00	34 (22h)	14285.71	-0.79
19200	f1	64 (40h)	19230.77	0.16	59 (3Bh)	19200.00	0.00	25 (19h)	19230.77	0.16
28800	f1	42 (2Ah)	29069.77	0.94	39 (27h)	28800.00	0.00	16 (10h)	29411.76	2.12
38400	f1	32 (20h)	37878.79	-1.36	29 (1Dh)	38400.00	0.00	12 (0Ch)	38461.54	0.16
57600	f1	21 (15h)	56818.18	-1.36	19 (13h)	57600.00	0.00	8 (08h)	55555.56	-3.55
115200	f1	10 (0Ah)	113636.36	-1.36	9 (09h)	115200.00	0.00	_	-	-

i = 0 or 1

NOTE:

1. For the high-speed on-chip oscillator, the correction value in the FRA7 register should be written into the FRA1 register (for N, D version only).

This applies when the high-speed on-chip oscillator is selected as the system clock and bits FRA22 to FRA20 in the FRA2 register are set to 000b (divide-by-2 mode). For the precision of the high-speed on-chip oscillator, refer to **20. Electrical Characteristics**.

15.3 Notes on Serial Interface

• When reading data from the UiRB (i = 0 or 1) register either in the clock synchronous serial I/O mode or in the clock asynchronous serial I/O mode. Ensure the data is read in 16-bit units. When the high-order byte of the UiRB register is read, bits PER and FER in the UiRB register and the RI bit in the UiC1 register are set to 0. To check receive errors, read the UiRB register and then use the read data.

Example (when reading receive buffer register): MOV.W 00A6H,R0 ; Read the U0RB register

• When writing data to the UiTB register in the clock asynchronous serial I/O mode with 9-bit transfer data length, write data to the high-order byte first then the low-order byte, in 8-bit units.

Example (when reading transmit buffer register):

MOV.B	#XXH,00A3H	; Write the high-order byte of U0TB register
MOV.B	#XXH,00A2H	; Write the low-order byte of U0TB register

16. Clock Synchronous Serial Interface

The clock synchronous serial interface is configured as follows.

Clock synchronous serial interface	
Clock synchronous serial I/O with chip select (SSU) —	Clock synchronous communication mode
	4-wire bus communication mode
I ² C bus Interface	I ² C bus interface mode
	Clock synchronous serial mode

The clock synchronous serial interface uses the registers at addresses 00B8h to 00BFh. Registers, bits, symbols, and functions vary even for the same addresses depending on the mode. Refer to the register diagrams of each function for details.

Also, the differences between clock synchronous communication mode and clock synchronous serial mode are the options of the transfer clock, clock output format, and data output format.

16.1 Mode Selection

The clock synchronous serial interface has four modes.

Table 16.11ists the Mode Selections. Refer to **16.2 Clock Synchronous Serial I/O with Chip Select (SSU)** and the sections that follow for details of each mode.

Table 16.1Mode Selections

IICSEL Bit in PMR Register	Bit 7 in 00B8h (ICE Bit in ICCR1 Register)	Bit 0 in 00BDh (SSUMS Bit in SSMR2 Register, FS Bit in SAR Register)	Function	Mode
0	0	0	Clock synchronous serial I/O with chip	Clock synchronous communication mode
0	0	1	select	4-wire bus communication mode
1	1	0	I ² C bus interface	I ² C bus interface mode
1	1	1		Clock synchronous serial mode

16.2 Clock Synchronous Serial I/O with Chip Select (SSU)

Clock synchronous serial I/O with chip select supports clock synchronous serial data communication. Table 16.2 lists the Specifications of Clock Synchronous Serial I/O with Chip Select and Figure 16.1 shows a Block Diagram of Clock Synchronous Serial I/O with Chip Select. Figures 16.2 to 16.9 show the registers associated with clock synchronous serial I/O with chip select.

Item	Specification
Transfer data format	• Transfer data length: 8 bits Continuous transmission and reception of serial data are supported since both transmitter and receiver have buffer structures.
Operating modes	Clock synchronous communication mode
	• 4-wire bus communication mode (including bidirectional communication)
Master/slave device	Selectable
I/O pins	SSCK (I/O): Clock I/O pin SSI (I/O): Data I/O pin SCS (I/O): Data I/O pin SCS (I/O): Chip-select I/O pin
Transfer clocks	 When the MSS bit in the SSCRH register is set to 0 (operates as slave device), external clock is selected (input from SSCK pin). When the MSS bit in the SSCRH register is set to 1 (operates as master device), internal clock (selectable among f1/256, f1/128, f1/64, f1/32, f1/16, f1/8 and f1/4, output from SSCK pin) is selected. Clock polarity and phase of SSCK can be selected.
Receive error detection	• Overrun error Overrun error occurs during reception and completes in error. While the RDRF bit in the SSSR register is set to 1 (data in the SSRDR register) and when next serial data receive is completed, the ORER bit is set to 1.
Multimaster error detection	 Conflict error When the SSUMS bit in the SSMR2 register is set to 1 (4-wire bus communication mode) and the MSS bit in the SSCRH register is set to 1 (operates as master device) and when starting a serial communication, the CE bit in the SSSR register is set to 1 if "L" applies to the SCS pin input. When the SSUMS bit in the SSMR2 register is set to 1 (4-wire bus communication mode), the MSS bit in the SSCRH register is set to 0 (operates as slave device) and the SCS pin input changes state from "L" to "H", the CE bit in the SSSR register is set to 1.
Interrupt requests	5 interrupt requests (transmit-end, transmit-data-empty, receive-data-full, overrun error, and conflict error). ⁽¹⁾
Select functions	 Data transfer direction Selects MSB-first or LSB-first SSCK clock polarity Selects "L" or "H" level when clock stops SSCK clock phase Selects edge of data change and data download SSI pin select function The SSISEL bit in the PMR register can select P3_3 or P1_6 as SSI pin.

 Table 16.2
 Specifications of Clock Synchronous Serial I/O with Chip Select

NOTE:

1. Clock synchronous serial I/O with chip select has only one interrupt vector table.





Figure 16.1 Block Diagram of Clock Synchronous Serial I/O with Chip Select



1. The set clock is used when the internal clock is selected.

 The SSCK pin functions as the transfer clock output pin when the MSS bit is set to 1 (operates as master device). The MSS bit is set to 0 (operates as slave device) when the CE bit in the SSSR register is set to 1 (conflict error occurs).


3. The RSSTP bit is disabled when the MSS bit is set to 0 (operates as slave device).



5 b4 b3 b2 b1 b0	Symbol SSCRL	Address 00B9h	After Reset 01111101b	
	Bit Symbol	Bit Name	Function	RW
	 (b0)	Nothing is assigned. If n When read, the content		_
	SRES	Clock synchronous serial I/O w ith chip select control part reset bit	When this bit is set to 1, the clock synchronous serial I/O with chip select control block and SSTRSR register are reset. The values of the registers ⁽¹⁾ in the clock synchronous serial I/O with chip select register are maintained.	RW
	 (b3-b2)	Nothing is assigned. If n When read, the content	•	_
	SOLP	SOL w rite protect bit ⁽²⁾	The output level can be changed by the SOL bit when this bit is set to 0. The SOLP bit remains unchanged even if 1 is written to it. When read, the content is 1.	RW
	SOL	Serial data output value setting bit	 When read 0 : The serial data output is set to "L" 1 : The serial data output is set to "H" When w ritten^(2, 3) 0 : The data output is "L" after the serial data output 1 : The data output is "H" after the serial data output 	RW
	(b6)	Nothing is assigned. If n When read, the content	•	_
	 (b7)	Nothing is assigned. If n When read, the content	•	_

2. The data output after serial data is output can be changed by writing to the SOL bit before or after transfer. When writing to the SOL bit, set the SOLP bit to 0 and the SOL bit to 0 or 1 simultaneously by the MOV instruction.

3. Do not write to the SOL bit during data transfer.







Figure 16.4 SSMR Register

b7 b6	b5 b4 b3 b2 b1 b0				
		Symbol	Address	After Reset	
ΉΤ		SSER	00BBh	00h	
		Bit Symbol	Bit Name	Function	RW
		CEIE	Conflict error interrupt enable bit	0 : Disables conflict error interrupt request1 : Enables conflict error interrupt request	RW
		 (b2-b1)	Nothing is assigned. If necessary When read, the content is 0.	ν, set to 0.	-
		RE	Receive enable bit	0 : Disables receive 1 : Enables receive	RW
		TE	Transmit enable bit	0 : Disables transmit 1 : Enables transmit	RW
		RIE	Receive interrupt enable bit	 0 : Disables receive data full and overrun error interrupt request 1 : Enables receive data full and overrun error interrupt request 	RW
		TEIE	Transmit end interrupt enable bit	0 : Disables transmit end interrupt request1 : Enables transmit end interrupt request	RW
		TIE	Transmit interrupt enable bit	 0 : Disables transmit data empty interrupt request 1 : Enables transmit data empty interrupt request 	RW



SS Status Register	(7)				
b7 b6 b5 b4 b3 b2 b1 b0	Symbol SSSR	Address 00BCh	After Reset 00h		
	Bit Symbol	Bit Name	Function	RW	
	CE	Conflict error flag ⁽¹⁾	0 : No conflict errors generated 1 : Conflict errors generated ⁽²⁾	RW	
	(b1)		Nothing is assigned. If necessary, set to 0. When read, the content is 0.		
	ORER	Overrun error flag ⁽¹⁾	0 : No overrun errors generated 1 : Overrun errors generated ⁽³⁾	RW	
	 (b4-b3)	Nothing is assigned. If neces When read, the content is 0.	•	—	
	RDRF	Receive data register full	0 : No data in SSRDR register 1 : Data in SSRDR register	RW	
	TEND	Transmit end ^(1, 5)	 0 : The TDRE bit is set to 0 w hen transmitting the last bit of transmit data 1 : The TDRE bit is set to 1 w hen transmitting the last bit of transmit data 	RW	
	TDRE	Transmit data empty ^(1, 5, 6)	 0 : Data is not transferred from registers SSTDR to SSTRSR 1 : Data is transferred from registers SSTDR to SSTRSR 	RW	
NOTES:		•	•		

- 1. Writing 1 to CE, ORER, RDRF, TEND, or TDRE bits invalid. To set any of these bits to 0, first read 1 then write 0.
- 2. When the serial communication is started while the SSUMS bit in the SSMR2 register is set to 1 (four-wire bus communication mode) and the MSS bit in the SSCRH register is set to 1 (operates as master device), the CE bit is set to 1 if "L" is applied to the SCS pin input. Refer to 16.2.7 SCS Pin Control and Arbitration for more information. When the SSUMS bit in the SSMR2 register is set to 1 (four-w ire bus communication mode), the MSS bit in the SSCRH register is set to 0 (operates as slave device) and the SCS pin input changes the level from "L" to "H" during transfer. the CE bit is set to 1.
- 3. Indicates when overrun errors occur and receive completes by error reception. If the next serial data receive operation is completed while the RDRF bit is set to 1 (data in the SSRDR register), the ORER bit is set to 1. After the ORER bit is set to 1 (overrun error), transmit and receive operations are disabled while the bit remains 1.
- 4. The RDRF bit is set to 0 when reading out the data from the SSRDR register.
- 5. Bits TEND and TDRE are set to 0 w hen w riting data to the SSTDR register.
- 6. The TDRE bit is set to 1 when the TE bit in the SSER register is set to 1 (transmit enabled).
- 7. When accessing the SSSR register continuously, insert one or more NOP instructions between the instructions to access it.

Figure 16.6 SSSR Register

b7 b6 b5 b4 l	b3 b2 b1	b0				
		Ш	Symbol	Address	After Reset	
$\Box \vdash \Box$	TII	Τ.	SSMR2	00BDh	00h	
			Bit Symbol	Bit Name	Function	RW
		Ц	SSUMS	Clock synchronous serial I/O w ith chip select mode select bit ⁽¹⁾	0 : Clock synchronous communication mode 1 : Four-wire bus communication mode	RW
	L	_	CSOS	SCS pin open drain output select bit	0 : CMOS output 1 : N-channel open drain output	RW
		_	SOOS	select bit ⁽¹⁾	0 : CMOS output ⁽⁵⁾ 1 : N-channel open drain output	RW
		-	SCKOS	SSCK pin open drain output select bit	0 : CMOS output 1 : N-channel open drain output	RW
L		_	CSS0	SCS pin select bits ⁽²⁾	^{b5 b4} 0 0 : Functions as port 0 1 : Functions as SCS input pin 1 0 : Functions as SCS output pin ⁽³⁾	RW
∟		_	CSS1		1 1 : Functions as SCS output pin ⁽³⁾	RW
			SCKS	SSCK pin select bit	0 : Functions as port 1 : Functions as serial clock pin	RW
		_	BIDE	Bidirectional mode enable bit ^(1, 4)	 0 : Standard mode (communication using 2 pins of data input and data output) 1 : Bidirectional mode (communication using 1 pin of data input and data output) 	RW

- Refer to 16.2.2.1 Association between Data I/O Pins and SS Shift Register for information on combinations of data I/O pins.
- 2. The SCS pin functions as a port, regardless of the values of bits CSS0 and CSS1 when the SSUMS bit is set to 0 (clock synchronous communication mode).
- 3. This bit functions as the $\overline{\text{SCS}}$ input pin before starting transfer.
- 4. The BIDE bit is disabled when the SSUMS bit is set to 0 (clock synchronous communication mode).
- 5. The SSI pin and SSO pin corresponding port direction bits are set to 0 (input mode) when the SOOS bit is set to 0 (CMOS output).

Figure 16.7 SSMR2 Register




Figure 16.8 Registers SSTDR and SSRDR

	ode Register							
		Symbol PMR		Address 00F8h			After Reset 00h	
		Bit Symbol		Bit Name)		Function	RW
		INT1SEL	ĪNT1 pi	n select bit) : P1_5, P1_7 I : P3_6		RW
		 (b2-b1)	When	g is assigned. If read, the conter		t to 0.		-
		SSISEL	-	select bit) : P3_3 I : P1_6		RW
		U1PINSEL	TXD1 p	oin switch bit ⁽¹⁾) : P0_0 I : P3_6, P3_7		RW
		TXD1SEL	Port/T>	KD1 pin switch I) : Programmable I : TXD1	e VO port	RW
		TXD1EN	TXD1/F	RXD1 select bit ⁽¹	-) : RXD1 I : TXD1		RW
		ICSEL	SSU / I	^p Cbuspinswi) : Selects SSL I : Selects PC		RW
NOTE: 1. The UART1 pins can be selected by using bits U1PINSEL, TXD1SEL and TXD1EN, and bits UART1SEL1 and UART1SEL0 in the PINSR1 register.								
ſ	PINSR1 Register Pin Function PMR			PMR Register				
-	UART1SEL1 UART1SEL0 b	,		U1 PINSEL bit	TXD1SEL bit	TXD1EN bit		

×

1

1

×

×

1

1

0

×

×

1

0

×

00b

01b

10b



x: 0 or 1

P3_7(TXD1)

P3_7(RXD1)

P0_0(TXD1)

P3_7(TXD1)

P4_5(RXD1)

P3_6(TXD1)

P3_6(RXD1)

P0_0(TXD1)

×

0

1

×

0

16.2.1 Transfer Clock

The transfer clock can be selected from among seven internal clocks ($f_{1/256}$, $f_{1/128}$, $f_{1/64}$, $f_{1/32}$, $f_{1/16}$, $f_{1/8}$, and $f_{1/4}$) and an external clock.

When using clock synchronous serial I/O with chip select, set the SCKS bit in the SSMR2 register to 1 and select the SSCK pin as the serial clock pin.

When the MSS bit in the SSCRH register is set to 1 (operates as master device), an internal clock can be selected and the SSCK pin functions as output. When transfer is started, the SSCK pin outputs clocks of the transfer rate selected by bits CKS0 to CKS2 in the SSCRH register.


When the MSS bit in the SSCRH register is set to 0 (operates as slave device), an external clock can be selected and the SSCK pin functions as input.

16.2.1.1 Association between Transfer Clock Polarity, Phase, and Data

The association between the transfer clock polarity, phase and data changes according to the combination of the SSUMS bit in the SSMR2 register and bits CPHS and CPOS in the SSMR register.

Figure 16.10 shows the Association between Transfer Clock Polarity, Phase, and Transfer Data.

Also, the MSB-first transfer or LSB-first transfer can be selected by setting the MLS bit in the SSMR register. When the MLS bit is set to 1, transfer is started from the LSB and proceeds to the MSB. When the MLS bit is set to 0, transfer is started from the MSB and proceeds to the LSB.



Association between Transfer Clock Polarity, Phase, and Transfer Data **Figure 16.10**

16.2.2 SS Shift Register (SSTRSR)

The SSTRSR register is a shift register for transmitting and receiving serial data.

When transmit data is transferred from the SSTDR register to the SSTRSR register and the MLS bit in the SSMR register is set to 0 (MSB-first), the bit 0 in the SSTDR register is transferred to bit 0 in the SSTRSR register. When the MLS bit is set to 1 (LSB-first), bit 7 in the SSTDR register is transferred to bit 0 in the SSTRSR register.

16.2.2.1 Association between Data I/O Pins and SS Shift Register

The connection between the data I/O pins and SSTRSR register (SS shift register) changes according to a combination of the MSS bit in the SSCRH register and the SSUMS bit in the SSMR2 register. The connection also changes according to the BIDE bit in the SSMR2 register.

Figure 16.11 shows the Association between Data I/O Pins and SSTRSR Register.




Figure 16.11 Association between Data I/O Pins and SSTRSR Register

16.2.3 Interrupt Requests

Clock synchronous serial I/O with chip select has five interrupt requests: transmit data empty, transmit end, receive data full, overrun error, and conflict error. Since these interrupt requests are assigned to the clock synchronous serial I/O with chip select interrupt vector table, determining interrupt sources by flags is required. Table 16.3 shows the Clock Synchronous Serial I/O with Chip Select Interrupt Requests.

Table 16.3	Clock Synchronous Serial I/O with Chip Select Interrupt Requests
------------	--

Interrupt Request	Abbreviation	Generation Condition
Transmit data empty	TXI	TIE = 1, TDRE = 1
Transmit end	TEI	TEIE = 1, TEND = 1
Receive data full	RXI	RIE = 1, RDRF = 1
Overrun error	OEI	RIE = 1, ORER = 1
Conflict error	CEI	CEIE = 1, CE = 1

CEIE, RIE, TEIE and TIE: Bits in SSER register

ORER, RDRF, TEND and TDRE: Bits in SSSR register

If the generation conditions in Table 16.3 are met, a clock synchronous serial I/O with chip select interrupt request is generated. Set each interrupt source to 0 by a clock synchronous serial I/O with chip select interrupt routine.

However, the TDRE and TEND bits are automatically set to 0 by writing transmit data to the SSTDR register and the RDRF bit is automatically set to 0 by reading the SSRDR register. In particular, the TDRE bit is set to 1 (data transmitted from registers SSTDR to SSTRSR) at the same time transmit data is written to the SSTDR register. Setting the TDRE bit to 0 (data not transmitted from registers SSTDR to SSTRSR) can cause an additional byte of data to be transmitted.

16.2.4 Communication Modes and Pin Functions

Clock synchronous serial I/O with chip select switches the functions of the I/O pins in each communication mode according to the setting of the MSS bit in the SSCRH register and bits RE and TE in the SSER register. Table 16.4 shows the Association between Communication Modes and I/O Pins.

Table 16.4	Association between Communication Modes and I/O Pins

Communication Mode			Bit Setting				Pin State		
Communication mode	SSUMS	BIDE	MSS	TE	RE	SSI	SSO	SSCK	
Clock synchronous	0	Disabled	0	0	1	Input	_(1)	Input	
communication mode				1	0	_(1)	Output	Input	
					1	Input	Output	Input	
			1	0	1	Input	_(1)	Output	
				1	0	_(1)	Output	Output	
					1	Input	Output	Output	
4-wire bus	1	0	0	0	1	_(1)	Input	Input	
communication mode				1	0	Output	_(1)	Input	
					1	Output	Input	Input	
			1	0	1	Input	_(1)	Output	
				1	0	_(1)	Output	Output	
					1	Input	Output	Output	
4-wire bus	1	1	0	0	1	_(1)	Input	Input	
(bidirectional)				1	0	_(1)	Output	Input	
communication mode ⁽²⁾			1	0	1	_(1)	Input	Output	
				1	0	_(1)	Output	Output	

NOTES:

1. This pin can be used as a programmable I/O port.

2. Do not set both bits TE and RE to 1 in 4-wire bus (bidirectional) communication mode.

SSUMS and BIDE: Bits in SSMR2 register

MSS: Bit in SSCRH register

TE and RE: Bits in SSER register

16.2.5 Clock Synchronous Communication Mode

16.2.5.1 Initialization in Clock Synchronous Communication Mode

Figure 16.12 shows the Initialization in Clock Synchronous Communication Mode. To initialize, set the TE bit in the SSER register to 0 (transmit disabled) and the RE bit to 0 (receive disabled) before data transmission or reception.

Set the TE bit to 0 and the RE bit to 0 before changing the communication mode or format.

Setting the RE bit to 0 does not change the contents of flags RDRF and ORER or the contents of the SSRDR register.




Figure 16.12 Initialization in Clock Synchronous Communication Mode

16.2.5.2 Data Transmission

Figure 16.13 shows an Example of Clock Synchronous Serial I/O with Chip Select Operation for Data Transmission (Clock Synchronous Communication Mode). During data transmission, the clock synchronous serial I/O with chip select operates as described below.

When clock synchronous serial I/O with chip select is set as a master device, it outputs a synchronous clock and data. When clock synchronous serial I/O with chip select is set as a slave device, it outputs data synchronized with the input clock.

When the TE bit is set to 1 (transmit enabled) before writing the transmit data to the SSTDR register, the TDRE bit is automatically set to 0 (data not transferred from registers SSTDR to SSTRSR) and the data is transferred from registers SSTDR to SSTRSR.

After the TDRE bit is set to 1 (data transferred from registers SSTDR to SSTRSR), transmission starts. When the TIE bit in the SSER register is set to 1, the TXI interrupt request is generated. When one frame of data is transferred while the TDRE bit is set to 0, data is transferred from registers SSTDR to SSTRSR and transmission of the next frame is started. If the 8th bit is transmitted while the TDRE bit is set to 1, the TEND bit in the SSSR register is set to 1 (the TDRE bit is set to 1 when the last bit of the transmit data is transmitted) and the state is retained. The TEI interrupt request is generated when the TEIE bit in the SSER register is set to 1 (transmit-end interrupt request enabled). The SSCK pin is fixed "H" after transmit-end.

Transmit cannot be performed while the ORER bit in the SSSR register is set to 1 (overrun error). Confirm that the ORER bit is set to 0 before transmission.

Figure 16.14 shows a Sample Flowchart of Data Transmission (Clock Synchronous Communication Mode).





Figure 16.13 Example of Clock Synchronous Serial I/O with Chip Select Operation for Data Transmission (Clock Synchronous Communication Mode)



Sample Flowchart of Data Transmission (Clock Synchronous Communication Mode) Figure 16.14

16.2.5.3 Data Reception

Figure 16.15 shows an Example of Clock Synchronous Serial I/O with Chip Select Operation for Data Reception (Clock Synchronous Communication Mode).

During data reception, clock synchronous serial I/O with chip select operates as described below. When the clock synchronous serial I/O with chip select is set as the master device, it outputs a synchronous clock and inputs data. When the clock synchronous serial I/O with chip select is set as a slave device, it inputs data synchronized with the input clock.

When clock synchronous serial I/O with chip select is set as a master device, it outputs a receive clock and starts receiving by performing dummy read of the SSRDR register.

After 8 bits of data are received, the RDRF bit in the SSSR register is set to 1 (data in the SSRDR register) and receive data is stored in the SSRDR register. When the RIE bit in the SSER register is set to 1 (RXI and OEI interrupt requests enabled), the RXI interrupt request is generated. If the SSDR register is read, the RDRF bit is automatically set to 0 (no data in the SSRDR register).

Read the receive data after setting the RSSTP bit in the SSCRH register to 1 (after receiving 1 byte of data, the receive operation is completed). Clock synchronous serial I/O with chip select outputs a clock for receiving 8 bits of data and stops. After that, set the RE bit in the SSER register to 0 (receive disabled) and the RSSTP bit to 0 (receive operation is continued after receiving the 1 byte of data) and read the receive data. If the SSRDR register is read while the RE bit is set to 1 (receive enabled), a receive clock is output again.

When the 8th clock rises while the RDRF bit is set to 1, the ORER bit in the SSSR register is set to 1 (overrun error: OEI) and the operation is stopped. When the ORER bit is set to 1, receive cannot be performed. Confirm that the ORER bit is set to 0 before restarting receive.

Figure 16.16 shows a Sample Flowchart for Data Reception (MSS = 1) (Clock Synchronous Communication Mode).




Figure 16.15 Example of Clock Synchronous Serial I/O with Chip Select Operation for Data Reception (Clock Synchronous Communication Mode)




Figure 16.16 Sample Flowchart for Data Reception (MSS = 1) (Clock Synchronous Communication Mode)

16.2.5.4 Data Transmission/Reception

Data transmission/reception is an operation combining data transmission and reception which were described earlier. Transmission/reception is started by writing data to the SSTDR register.

When the 8th clock rises or the ORER bit is set to 1 (overrun error) while the TDRE bit is set to 1 (data is transferred from registers SSTDR to SSTRSR), the transmit/receive operation is stopped.

When switching from transmit mode (TE = 1) or receive mode (RE = 1) to transmit/receive mode (Te = RE = 1), set the TE bit to 0 and RE bit to 0 before switching. After confirming that the TEND bit is set to 0 (the TDRE bit is set to 0 when the last bit of the transmit data is transmitted), the RDRF bit is set to 0 (no data in the SSRDR register), and the ORER bit is set to 0 (no overrun error), set bits TE and RE to 1.


Figure 16.17 shows a Sample Flowchart for Data Transmission/Reception (Clock Synchronous Communication Mode).

When exiting transmit/receive mode after this mode is used (TE = RE = 1), a clock may be output if transmit/receive mode is exited after reading the SSRDR register. To avoid any clock outputs, perform either of the following:

- First set the RE bit to 0, and then set the TE bit to 0.

- Set bits TE and RE at the same time.

When subsequently switching to receive mode (TE = 0 and RE = 1), first set the SRES bit to 1, and set this bit to 0 to reset the clock synchronous serial interface control unit and the SSTRSR register. Then, set the RE bit to 1.



16.2.6 Operation in 4-Wire Bus Communication Mode

In 4-wire bus communication mode, a 4-wire bus consisting of a clock line, a data input line, a data output line, and a chip select line is used for communication. This mode includes bidirectional mode in which the data input line and data output line function as a single pin.

The data input line and output line change according to the settings of the MSS bit in the SSCRH register and the BIDE bit in the SSMR2 register. For details, refer to **16.2.2.1** Association between Data I/O Pins and SS Shift Register. In this mode, clock polarity, phase, and data settings are performed by the CPOS and CPHS bits in the SSMR register. For details, refer to **16.2.1.1** Association between Transfer Clock Polarity, Phase, and Data.

When this MCU is set as the master device, the chip select line controls output. When the clock synchronous serial I/O with chip select is set as a slave device, the chip select line controls input. When it is set as master device, the chip select line controls output of the \overline{SCS} pin or controls output of a general port according to the setting of the CSS1 bit in the SSMR2 register. When the MCU is set as a slave device, the chip select line sets the \overline{SCS} pin as an input pin by setting bits CSS1 and CSS0 in the SSMR2 register to 01b.

In 4-wire bus communication mode, the MLS bit in the SSMR register is set to 0 and communication is performed MSB-first.

16.2.6.1 Initialization in 4-Wire Bus Communication Mode

Figure 16.18 shows the Initialization in 4-Wire Bus Communication Mode. Before the data transit/receive operation, set the TE bit in the SSER register to 0 (transmit disabled), the RE bit in the SSER register to 0 (receive disabled), and initialize the clock synchronous serial I/O with chip select.

To change the communication mode or format, set the TE bit to 0 and the RE bit to 0 before making the change. Setting the RE bit to 0 does not change the settings of flags RDRF and ORER or the contents of the SSRDR register.

R8C/26 Group, R8C/27 Group




Figure 16.18 Initialization in 4-Wire Bus Communication Mode

16.2.6.2 Data Transmission

Figure 16.19 shows an Example of Clock Synchronous Serial I/O with Chip Select Operation during Data Transmission (4-Wire Bus Communication Mode). During the data transmit operation, the clock synchronous serial I/O with chip select operates as described below.

When the MCU is set as the master device, it outputs a synchronous clock and data. When the MCU is set as a slave device, it outputs data in synchronization with the input clock while the \overline{SCS} pin is "L".


When the transmit data is written to the SSTDR register after setting the TE bit to 1 (transmit enabled), the TDRE bit is automatically set to 0 (data has not been transferred from the SSTDR to the SSTRSR register) and the data is transferred from registers SSTDR to SSTRSR. After the TDRE bit is set to 1 (data is transferred from registers SSTDR to SSTRSR), transmission starts. When the TIE bit in the SSER register is set to 1, a TXI interrupt request is generated.

After 1 frame of data is transferred while the TDRE bit is set to 0, the data is transferred from registers SSTDR to SSTRSR and transmission of the next frame is started. If the 8th bit is transmitted while TDRE is set to 1, TEND in the SSSR register is set to 1 (when the last bit of the transmit data is transmitted, the TDRE bit is set to 1) and the state is retained. If the TEIE bit in the SSER register is set to 1 (transmit-end interrupt requests enabled), a TEI interrupt request is generated. The SSCK pin remains "H" after transmit-end and the SCS pin is held "H". When transmitting continuously while the \overline{SCS} pin is held "L", write the next transmit data to the SSTDR register before transmitting the 8th bit.

Transmission cannot be performed while the ORER bit in the SSSR register is set to 1 (overrun error). Confirm that the ORER bit is set to 0 before transmission.

In contrast to the clock synchronous communication mode, the SSO pin is placed in high-impedance state while the $\overline{\text{SCS}}$ pin is placed in high-impedance state when operating as a master device and the SSI pin is placed in high-impedance state when operating as a slave device.

The sample flowchart is the same as that for the clock synchronous communication mode (refer to Figure 16.14 Sample Flowchart of Data Transmission (Clock Synchronous Communication Mode)).



Transmission (4-Wire Bus Communication Mode)

16.2.6.3 Data Reception

Figure 16.20 shows an Example of Clock Synchronous Serial I/O with Chip Select Operation during Data Reception (4-Wire Bus Communication Mode). During data reception, clock synchronous serial I/O with chip select operates as described below.

When the MCU is set as the master device, it outputs a synchronous clock and inputs data. When the MCU is set as a slave device, it outputs data synchronized with the input clock while the \overline{SCS} pin receives "L" input. When the MCU is set as the master device, it outputs a receive clock and starts receiving by performing a dummy read of the SSRDR register.

After the 8 bits of data are received, the RDRF bit in the SSSR register is set to 1 (data in the SSRDR register) and receive data is stored in the SSRDR register. When the RIE bit in the SSER register is set to 1 (RXI and OEI interrupt requests enabled), an RXI interrupt request is generated. When the SSRDR register is read, the RDRF bit is automatically set to 0 (no data in the SSRDR register).


Read the receive data after setting the RSSTP bit in the SSCRH register to 1 (after receiving 1-byte data, the receive operation is completed). Clock synchronous serial I/O with chip select outputs a clock for receiving 8 bits of data and stops. After that, set the RE bit in the SSER register to 0 (receive disabled) and the RSSTP bit to 0 (receive operation is continued after receiving 1-byte data) and read the receive data. When the SSRDR register is read while the RE bit is set to 1 (receive enabled), a receive clock is output again.

When the 8th clock rises while the RDRF bit is set to 1, the ORER bit in the SSSR register is set to 1 (overrun error: OEI) and the operation is stopped. When the ORER bit is set to 1, reception cannot be performed. Confirm that the ORER bit is set to 0 before restarting reception.

The timing with which bits RDRF and ORER are set to 1 varies depending on the setting of the CPHS bit in the SSMR register. Figure 16.20 shows when bits RDRF and ORER are set to 1.

When the CPHS bit is set to 1 (data download at the odd edges), bits RDRF and ORER are set to 1 at some point during the frame.

The sample flowchart is the same as that for the clock synchronous communication mode (refer to Figure 16.16 Sample Flowchart for Data Reception (MSS = 1) (Clock Synchronous Communication Mode)).



Reception (4-Wire Bus Communication Mode)

16.2.7 SCS Pin Control and Arbitration

When setting the SSUMS bit in the SSMR2 register to 1 (4-wire bus communication mode) and the CSS1 bit in the SSMR2 register to 1 (functions as \overline{SCS} output pin), set the MSS bit in the SSCRH register to 1 (operates as the master device) and check the arbitration of the \overline{SCS} pin before starting serial transfer. If clock synchronous serial I/O with chip select detects that the synchronized internal \overline{SCS} signal is held "L" in this period, the CE bit in the SSSR register is set to 1 (conflict error) and the MSS bit is automatically set to 0 (operates as a slave device).

Figure 16.21 shows the Arbitration Check Timing.

Future transmit operations are not performed while the CE bit is set to 1. Set the CE bit to 0 (no conflict error) before starting transmission.




Figure 16.21 Arbitration Check Timing

16.2.8 Notes on Clock Synchronous Serial I/O with Chip Select

Set the IICSEL bit in the PMR register to 0 (select clock synchronous serial I/O with chip select function) to use the clock synchronous serial I/O with chip select function.

16.3 I²C bus Interface

The I²C bus interface is the circuit that performs serial communication based on the data transfer format of the Philips I²C bus.

Table 16.5 lists the Specifications of I²C bus Interface, Figure 16.22 shows a Block Diagram of I²C bus Interface, and Figure 16.23 shows the External Circuit Connection Example of Pins SCL and SDA. Figures 16.24 to 16.30 show the registers associated with the I²C bus interface.

* I²C bus is a trademark of Koninklijke Philips Electronics N. V.

Item	Specification
Communication formats	• I ² C bus format
	- Selectable as master/slave device
	- Continuous transmit/receive operation (because the shift register, transmit
	data register, and receive data register are independent)
	- Start/stop conditions are automatically generated in master mode
	 Automatic loading of acknowledge bit during transmission
	- Bit synchronization/wait function (In master mode, the state of the SCL
	signal is monitored per bit and the timing is synchronized automatically. If
	the transfer is not possible yet, the SCL signal goes "L" and the interface stands by.)
	 Support for direct drive of pins SCL and SDA (N-channel open drain output) Clock synchronous serial format
	- Continuous transmit/receive operation (because the shift register, transmit
	data register, and receive data register are independent)
I/O pins	SCL (I/O): Serial clock I/O pin
	SDA (I/O): Serial data I/O pin
Transfer clocks	When the MST bit in the ICCR1 register is set to 0
	The external clock (input from the SCL pin)
	 When the MST bit in the ICCR1 register is set to 1
	The internal clock selected by bits CKS0 to CKS3 in the ICCR1 register
	(output from the SCL pin)
Receive error detection	 Overrun error detection (clock synchronous serial format)
	Indicates an overrun error during reception. When the last bit of the next data
	item is received while the RDRF bit in the ICSR register is set to 1 (data in the ICDRR register), the AL bit is set to 1.
Interrupt sources	• I ² C bus format 6 sources ⁽¹⁾
	Transmit data empty (including when slave address matches), transmit ends,
	receive data full (including when slave address matches), arbitration lost,
	NACK detection, and stop condition detection.
	 Clock synchronous serial format 4 sources⁽¹⁾
	Transmit data empty, transmit ends, receive data full and overrun error
Select functions	• I ² C bus format
	 Selectable output level for acknowledge signal during reception
	 Clock synchronous serial format
	- MSB-first or LSB-first selectable as data transfer direction

 Table 16.5
 Specifications of I²C bus Interface

NOTE:

1. All sources use one interrupt vector for I²C bus interface.





Figure 16.22 Block Diagram of I²C bus Interface



	Symbol ICCR1 Bit Symbol	Address 00B8h Bit Name	After Reset 00h	
			0011	
	Bit Oymbol		Function	RW
		Transmit clock select bits 3 to	b3 b2 b1 b0	1.00
		0 ⁽¹⁾	0 0 0 0 : f1/28	
	CKS0 CKS1 CKS2 CKS3		0 0 0 1 : f1/40	RW
			0 0 1 0 : f1/48	
			0 0 1 1 : f1/64	
	CKS1			RW
	CKS2			RW
			1 1 0 0 : f1/160	
			1 1 0 1 : f1/200	
			1 1 1 0 : f1/224	RW
			1 1 1 1 : f1/256	
		Transfordura sites a start		
	TDO			
				RW
		Maatar/alaya aalaat hit/5.6)	1 0 : Master Receive Mode	
	MCT	Waster/slave select bite, of	1 1 : Master Transmit Mode	RW
	IVID I			IXV
		Receive disable bit	After reading the ICDRR register while the TRS bit	
			is set to 0	
	RCVD		0 : Maintains the next receive operation	RW
			1 : Disables the next receive operation	
		IC bus interface enable bit	0 : This module is halted	
			(Pins SCL and SDA are set to port function)	
	ICE		1 : This module is enabled for transfer	RW
			operations	
			(Pins SCL and SDA are bus drive state)	
		CKS2 CKS3 CKS3 TRS MST RCVD ICE	CKS2 CKS3 CKS3 Transfer/receive select bit ^(2, 3, 6) MST MST RCVD ICE ICE ICE	CKS1 0100:f1/80 CKS1 0101:f1/100 CKS2 0100:f1/112 CKS2 1000:f1/128 CKS3 1010:f1/128 CKS3 1010:f1/160 TRS Transfer/receive select bit ^(5,6) bit ^(2,3,6) 105b4 OC Slave Receive Mode ⁽⁴⁾ O1: Slave Transmit Mode MST Master/slave select bit ^(5,6) RCVD Receive disable bit After reading the ICDRR register w hile the TRS bit is set to 0 O: Maintains the next receive operation ICE IC bus interface enable bit IC This module is halted (Pins SCL and SDA are set to port function) 1: This module is enabled for transfer

Figure 16.24 ICCR1 Register

b7 b6	6 b5 b₄	4 b3 b2 b	o1 b0				
		ЦŇ	ĽŇ.	Symbol	Address	After Reset	
			.	ICCR2	00B9h	01111101b	
				Bit Symbol	Bit Name	Function	RW
				(b0)	Nothing is assigned. If ne When read, the content is		_
				IICRST	IIC control part reset bit	When hang-up occurs due to communication failure during PC bus interface operation, w rite 1, to reset the control block of the PC bus interface w ithout setting ports or initializing registers.	RW
		ΙL		(b2)	Nothing is assigned. If ne When read, the content is		_
				SCLO	SCL monitor flag	0 : SCL pin is set to "L" 1 : SCL pin is set to "H"	RO
	[SDAOP	SDAO w rite protect bit	When rew rite to SDAO bit, w rite 0 simultaneously. ⁽¹⁾ When read, the content is 1.	RW
				SDAO	SDA output value control bit	 When read 0 : SDA pin output is held "L" 1 : SDA pin output is held "H" When w ritten^(1,2) 0 : SDA pin output is changed to "L" 1 : SDA pin output is changed to high-impedance ("H" output via external pull-up resistor) 	RW
				SCP	Start/stop condition generation disable bit	When w riting to the to BBSY bit, w rite 0 simultaneously. ⁽³⁾ When read, the content is 1. Writing 1 is invalid.	RW
				BBSY	Bus busy bit ⁽⁴⁾	 When read 0 : Bus is in released state (SDA signal changes from "L" to "H" w hile SCL signal is in "H" state) 1 : Bus is in occupied state (SDA signal changes from "H" to "L" w hile SCL signal is in "H" state) When w ritten⁽³⁾ 0 : Generates stop condition 1 : Generates start condition 	RW

2. Do not write during a transfer operation.

3. This bit is enabled in master mode. When w riting to the BBSY bit, w rite 0 to the SCP bit using the MOV instruction simultaneously. Execute the same w ay when the start condition is regenerating.

4. This bit is disabled when the clock synchronous serial format is used.

Figure 16.25 ICCR2 Register

s Mode Regis	5101			
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Symbol ICMR	Address 00BAh	After Reset 00011000b	
	Bit Symbol	Bit Name	Function	RW
	BC0	Bits counter 2 to 0	P^{C} bus format (remaining transfer bit count when read out and data bit count of next transfer when w ritten). ^(1,2) P^{D} bits ⁽³⁾ 0 0 1 : 2 bits 0 1 0 : 3 bits 0 1 1 : 4 bits 1 0 0 : 5 bits	RW
	BC1		1 0 1 : 6 bits 1 1 0 : 7 bits 1 1 1 : 8 bits Clock synchronous serial format (w hen read, the remaining transfer bit count and w hen w ritten 000b). b2 b1 b0 0 0 0 : 8 bits 0 0 1 : 1 bit	RW
BC2		0 1 0 : 2 bits 0 1 1 : 3 bits 1 0 0 : 4 bits 1 0 1 : 5 bits 1 1 0 : 6 bits 1 1 1 : 7 bits	RW	
	BCWP	BC w rite protect bit	When rew riting bits BC0 to BC2, w rite 0 simultaneously. ^(2,4) When read, the content is 1.	RW
	(b4)	Nothing is assigned. If nece When read, the content is 1	·	-
	(b5)	Reserved bit	Set to 0.	RW
	WAIT	Wait insertion bit ⁽⁵⁾	 0 : No w ait (Transfer data and acknow ledge bit consecutively) 1 : Wait (After the clock falls for the final data bit, "L" period is extended for tw o transfer clocks cycles) 	RW
	MLS	MSB-first/LSB-first select bit	0 : Data transfer w ith MSB-first ⁽⁶⁾ 1 : Data transfer w ith LSB-first	RW

1. Rew rite betw een transfer frames. When w riting values other than 000b, w rite w hen the SCL signal is "L".

2. When writing to bits BC0 to BC2, write 0 to the BCWP bit using the MOV instruction.

3. After data including the acknow ledge bit is transferred, these bits are automatically set to 000b. When the start condition is detected, these bits are automatically set to 000b.

4. Do not rew rite when the clock synchronous serial format is used.

5. The setting value is enabled in master mode of the PC bus format. It is disabled in slave mode of the PC bus format or when the clock synchronous serial format is used.

6. Set to 0 when the I²C bus format is used.

Figure 16.26 ICMR Register

b7 b6 b5	5 b4 b3 b	2 61 60	Symbol	Address	After Reset	
┲┹┲┼	┶┯┶┰┹┓	┶┯┶┯┙	ICIER	00BBh	00h	
			Bit Symbol	Bit Name	Function	RW
			ACKBT	Transmit acknow ledge select bit	 0 : 0 is transmitted as acknow ledge bit in receive mode. 1 : 1 is transmitted as acknow ledge bit in receive mode. 	RW
			ACKBR	Receive acknow ledge bit	 0 : Acknow ledge bit received from receive device in transmit mode is set to 0. 1 : Acknow ledge bit received from receive device in transmit mode is set to 1. 	RC
			ACKE	Acknow ledge bit judgment select bit	 0 : Value of receive acknow ledge bit is ignored and continuous transfer is performed. 1 : When receive acknow ledge bit is set to 1, continuous transfer is halted. 	RV
			STIE	Stop condition detection interrupt enable bit	 0 : Disables stop condition detection interrupt request 1 : Enables stop condition detection interrupt request⁽²⁾ 	RW
			NAKIE	NACK receive interrupt enable bit	 0 : Disables NACK receive interrupt request and arbitration lost/overrun error interrupt request 1 : Enables NACK receive interrupt request and arbitration lost/overrun error interrupt request⁽¹⁾ 	RW
			RIE	Receive interrupt enable bit	 0 : Disables receive data full and overrun error interrupt request 1 : Enables receive data full and overrun error interrupt request⁽¹⁾ 	RV
			TEIE	Transmit end interrupt enable bit	0 : Disables transmit end interrupt request 1 : Enables transmit end interrupt request	RW
			TIE	Transmit interrupt enable bit	0 : Disables transmit data empty interrupt request 1 : Enables transmit data empty interrupt request	RV

1. An overrun error interrupt request is generated when the clock synchronous format is used.

2. Set the STIE bit to 1 (enable stop condition detection interrupt request) when the STOP bit in the ICSR register is set to 0.

Figure 16.27 ICIER Register

IIC bus State	•	ster ⁽⁷⁾			
b7 b6 b5 b4 b3	b2 b1 b0	Symbol ICSR	Address 00BCh	After Reset 0000X000b	
		Bit Symbol	Bit Name	Function	RW
		ADZ	General call address recognition flag ^(1,2)	When the general call address is detected, this flag is set to 1.	RW
		AAS	Slave address recognition flag ⁽¹⁾	This flag is set to 1 w hen the first frame follow ing start condition matches bits SVA0 to SVA6 in the SAR register in slave receive mode. (Detect the slave address and generate call address)	RW
		AL	Arbitration lost flag/overrun error flag ⁽¹⁾	 When the PC bus format is used, this flag indicates that arbitration has been lost in master mode. In the follow ing cases, this flag is set to 1.⁽³⁾ When the internal SDA signal and SDA pin level do not match at the rise of the SCL signal in master transmit mode When the start condition is detected and the SDA pin is held "H" in master transmit/receive mode This flag indicates an overrun error when the clock synchronous format is used. In the follow ing case, this flag is set to 1. When the last bit of the next data item is received while the RDRF bit is set to 1 	RW
		STOP	Stop condition detection flag ⁽¹⁾	When the stop condition is detected after the frame is transferred, this flag is set to 1	RW
		NACKF	No acknow ledge detection $flag^{(1,4)}$	When no acknow ledge is detected from the receive device after transmission, this flag is set to 1	RW
		RDRF	Receive data register full ^(1,5)	When receive data is transferred from in registers ICDRS to ICDRR , this flag is set to 1	RW
		TEND	Transmit end ^(1,6)	When the 9th clock cycle of the SCL signal in the PC bus format occurs while the TDRE bit is set to 1, this flag is set to 1. This flag is set to 1 when the final bit of the transmit frame is transmitted in the clock synchronous format.	RW
NOTES:		TDRE	Transmit data empty ^(1,6)	 In the follow ing cases, this flag is set to 1. Data is transferred from registers ICDRT to ICDRS and the ICDRT register is empty When setting the TRS bit in the ICCR1 register to 1 (transmit mode) When generating the start condition (including retransmit) When changing from slave receive mode to slave transmit mode 	RW

- 1. Each bit is set to 0 by reading 1 before writing 0.
- 2. This flag is enabled in slave receive mode of the I²C bus format.
- 3. When two or more master devices attempt to occupy the bus at nearly the same time, if the IPC bus Interface monitors the SDA pin and the data which the PC bus Interface transmits is different, the AL flag is set to 1 and the bus is occupied by the another master.
- 4. The NACKF bit is enabled when the ACKE bit in the ICIER register is set to 1 (when the receive acknow ledge bit is set to 1, transfer is halted).
- 5. The RDRF bit is set to 0 when reading data from the ICDRR register.
- 6. Bits TEND and TDRE are set to 0 w hen w riting data to the ICDRT register.
- 7. When accessing the ICSR register continuously, insert one or more NOP instructions between the instructions to access it.

Figure 16.28 ICSR Register

	·			
Slave Address Reg	lister			
b7 b6 b5 b4 b3 b2 b1 b0				
	Symbol	Address	After Reset	
╽╴┕┰┵┰┶┰┶┰┷┰┷┰┷┲	SAR	00BDh	00h	
	Bit Symbol	Bit Name	Function	RW
	FS Format se	elect bit	0 : PC bus format	
	F5		1 : Clock synchronous serial format	RW
	SVA0 Slave add	Iress 6 to 0	Set an address different from that of the other	RW
	SVA1		slave devices which are connected to the I ² C	RW
	SVA2		bus. When the 7 high-order bits of the first	RW
	SVA3		frame transmitted after the starting condition match bits SVA0 to SVA6 in slave mode of the	RW
	SVA4		PC bus format, the MCU operates as a slave	RW
	SVA5		device.	RW
	SVA6			RW
IIC bus Transmit Da	ata Register			
b7 b6 b5 b4 b3 b2 b1 b0				
	Symbol	Address	After Reset	
	ICDRT	00BEh	FFh	
		Fu	nction	RW
	Store transmit data			
		-	empty, the stored transmit data item is	
	transferred to the ICDR			
			the ICDRT register during transmission of the it is enabled. When the MLS bit in the ICMR	RW
	-) and after the data is w ritten to the ICDRT	
	register, the MSB-LSB i			
IIC bus Receive Da	ta Register			
b7 b6 b5 b4 b3 b2 b1 b0				
	Symbol	Address	After Reset	
	ICDRR	00BFh	FFh	
		Fu	nction	RW
	Store receive data			
	-		ata, the receive data is transferred to the ICDRR	RO
	register and the next re	eceive operation is ena	Died.	
IIC bus Shift Regist	lei			
b7 b6 b5 b4 b3 b2 b1 b0				
	Symbol			
	ICDRS			
		Fu	nction	RW
	This register is used to			
	_		s ICRDT to the ICDRS and data is transmitted	
	from the SDA pin when	transmitting.		_
	After 1 byte of data is r	eceived, data is trans	erred from registers ICDRS to ICDRR w hile	
	receiving.			
	L			I



b7 b6 b5 b4 b3 b2 b1 b0	Symbol PMR	Address 00F8h	After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	INT1SEL	INT1 pin select bit	0 : P1_5, P1_7 1 : P3_6	RW
	 (b2-b1)	Nothing is assigned. If necessar When read, the content is 0.	y, set to 0.	_
	SSISEL	SSI pin select bit	0 : P3_3 1 : P1_6	RW
	U1 PINSEL	TXD1 pin sw itch bit ⁽¹⁾	0 : P0_0 1 : P3_6, P3_7	RW
	TXD1SEL	Port/TXD1 pin sw itch bit ⁽¹⁾	0 : Programmable I/O port 1 : TXD1	RW
	TXD1EN	TXD1/RXD1 select bit ⁽¹⁾	0 : RXD1 1 : TXD1	RW
	IICSEL	SSU / I ² C bus pin switch bit	0 : Selects SSU function 1 : Selects PC bus function	RW

PINSR1 Register	Pin Function	PMR Register			
UART1SEL1,		U1 PINSEL bit	TXD1SEL bit	TXD1EN bit	
UART1SEL0 bit					
	P3_7(TXD1)	×	×	1	
00b	P3_7(RXD1)			0	
	P0_0(TXD1)	0	1	×	
01b	P3_7(TXD1)	1	1	×	
010	P4_5(RXD1)	I	×	~	
	P3_6(TXD1)	×	×	1	
10b	P3_6(RXD1)	^	^	0	
	P0_0(TXD1)	0	1	×	
x : 0 or 1					

Figure 16.30 PMR Register

16.3.1 Transfer Clock

When the MST bit in the ICCR1 register is set to 0, the transfer clock is the external clock input from the SCL pin. When the MST bit in the ICCR1 register is set to 1, the transfer clock is the internal clock selected by bits CKS0 to CKS3 in the ICCR1 register and the transfer clock is output from the SCL pin. Table 16.6 lists the Transfer Rate Examples.

ICCR1 Register			Transfer	Transfer Rate					
CKS3	CKS2	CKS1	CKS0	Clock	f1 = 5 MHz	f1 = 8 MHz	f1 = 10 MHz	f1 = 16 MHz	f1 = 20 MHz
0	0	0	0	f1/28	179 kHz	286 kHz	357 kHz	571 kHz	714 kHz
			1	f1/40	125 kHz	200 kHz	250 kHz	400 kHz	500 kHz
		1	0	f1/48	104 kHz	167 kHz	208 kHz	333 kHz	417 kHz
			1	f1/64	78.1 kHz	125 kHz	156 kHz	250 kHz	313 kHz
	1	0	0	f1/80	62.5 kHz	100 kHz	125 kHz	200 kHz	250 kHz
			1	f1/100	50.0 kHz	80.0 kHz	100 kHz	160 kHz	200 kHz
		1	0	f1/112	44.6 kHz	71.4 kHz	89.3 kHz	143 kHz	179 kHz
			1	f1/128	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz	156 kHz
1	0	0	0	f1/56	89.3 kHz	143 kHz	179 kHz	286 kHz	357 kHz
			1	f1/80	62.5 kHz	100 kHz	125 kHz	200 kHz	250 kHz
		1	0	f1/96	52.1 kHz	83.3 kHz	104 kHz	167 kHz	208 kHz
			1	f1/128	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz	156 kHz
	1	0	0	f1/160	31.3 kHz	50.0 kHz	62.5 kHz	100 kHz	125 kHz
			1	f1/200	25.0 kHz	40.0 kHz	50.0 kHz	80.0 kHz	100 kHz
		1	0	f1/224	22.3 kHz	35.7 kHz	44.6 kHz	71.4 kHz	89.3 kHz
			1	f1/256	19.5 kHz	31.3 kHz	39.1 kHz	62.5 kHz	78.1 kHz

Table 16.6 Transfer Rate Examples

16.3.2 Interrupt Requests

The I²C bus interface has six interrupt requests when the I²C bus format is used and four interrupt requests when the clock synchronous serial format is used.

Table 16.7 lists the Interrupt Requests of I²C bus Interface.

Since these interrupt requests are allocated at the I²C bus interface interrupt vector table, determining the source bit by bit is necessary.

Table 16.7	Interrupt Requests of I ² C bus Interface
------------	--

Interrupt Request		Generation Condition	Format	
			I ² C bus	Clock
				Synchronous Serial
Transmit data empty	TXI	TIE = 1 and TDRE = 1	Enabled	Enabled
Transmit ends	TEI	TEIE = 1 and TEND = 1	Enabled	Enabled
Receive data full	RXI	RIE = 1 and RDRF = 1	Enabled	Enabled
Stop condition detection	STPI	STIE = 1 and STOP = 1	Enabled	Disabled
NACK detection	NAKI	NAKIE = 1 and AL = 1 (or	Enabled	Disabled
Arbitration lost/overrun error		NAKIE = 1 and NACKF = 1)	Enabled	Enabled

STIE, NAKIE, RIE, TEIE, TIE: Bits in ICIER register

AL, STOP, NACKF, RDRF, TEND, TDRE: Bits in ICSR register

When the generation conditions listed in Table 16.7 are met, an I²C bus interface interrupt request is generated. Set the interrupt generation conditions to 0 by the I²C bus interface interrupt routine. However, bits TDRE and TEND are automatically set to 0 by writing transmit data to the ICDRT register and the RDRF bit is automatically set to 0 by reading the ICDRR register. When writing transmit data to the ICDRT register, the TDRE bit is set to 0. When data is transferred from registers ICDRT to ICDRS, the TDRE bit is set to 1 and by further setting the TDRE bit to 0, 1 additional byte may be transmitted.

Set the STIE bit to 1 (enable stop condition detection interrupt request) when the STOP bit is set to 0.

16.3.3 I²C bus Interface Mode

16.3.3.1 I²C bus Format

Setting the FS bit in the SAR register to 0 enable communication in I²C bus format. Figure 16.31 shows the I²C bus Format and Bus Timing. The 1st frame following the start condition consists of 8 bits.




Figure 16.31 I²C bus Format and Bus Timing

16.3.3.2 Master Transmit Operation

In master transmit mode, the master device outputs the transmit clock and data, and the slave device returns an acknowledge signal.

Figures 16.32 and 16.33 show the Operating Timing in Master Transmit Mode (I²C bus Interface Mode).

The transmit procedure and operation in master transmit mode are as follows.

- (1) Set the STOP bit in the ICSR register to 0 to reset it. Then set the ICE bit in the ICCR1 register to 1 (transfer operation enabled). Then set bits WAIT and MLS in the ICMR register and set bits CKS0 to CKS3 in the ICCR1 register (initial setting).
- (2) Read the BBSY bit in the ICCR2 register to confirm that the bus is free. Set bits TRS and MST in the ICCR1 register to master transmit mode. The start condition is generated by writing 1 to the BBSY bit and 0 to the SCP bit by the MOV instruction.
- (3) After confirming that the TDRE bit in the ICSR register is set to 1 (data is transferred from registers ICDRT to ICDRS), write transmit data to the ICDRT register (data in which a slave address and R/\overline{W} are indicated in the 1st byte). At this time, the TDRE bit is automatically set to 0, data is transferred from registers ICDRT to ICDRS, and the TDRE bit is set to 1 again.
- (4) When transmission of 1 byte of data is completed while the TDRE bit is set to 1, the TEND bit in the ICSR register is set to 1 at the rise of the 9th transmit clock pulse. Read the ACKBR bit in the ICIER register, and confirm that the slave is selected. Write the 2nd byte of data to the ICDRT register. Since the slave device is not acknowledged when the ACKBR bit is set to 1, generate the stop condition. The stop condition is generated by the writing 0 to the BBSY bit and 0 to the SCP bit by the MOV instruction. The SCL signal is held "L" until data is available and the stop condition is generated.
- (5) Write the transmit data after the 2nd byte to the ICDRT register every time the TDRE bit is set to 1.
- (6) When writing the number of bytes to be transmitted to the ICDRT register, wait until the TEND bit is set to 1 while the TDRE bit is set to 1. Or wait for NACK (the NACKF bit in the ICSR register is set to 1) from the receive device while the ACKE bit in the ICIER register is set to 1 (when the receive acknowledge bit is set to 1, transfer is halted). Then generate the stop condition before setting bits TEND and NACKF to 0.
- (7) When the STOP bit in the ICSR register is set to 1, return to slave receive mode.




Figure 16.32 Operating Timing in Master Transmit Mode (I²C bus Interface Mode) (1)




Figure 16.33 Operating Timing in Master Transmit Mode (I²C bus Interface Mode) (2)

16.3.3.3 Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal.

Figures 16.34 and 16.35 show the Operating Timing in Master Receive Mode (I²C bus Interface Mode).

The receive procedure and operation in master receive mode are shown below.

- (1) After setting the TEND bit in the ICSR register to 0, switch from master transmit mode to master receive mode by setting the TRS bit in the ICCR1 register to 0. Also, set the TDRE bit in the ICSR register to 0.
- (2) When performing the dummy read of the ICDRR register and starting the receive operation, the receive clock is output in synchronization with the internal clock and data is received. The master device outputs the level set by the ACKBT bit in the ICIER register to the SDA pin at the rising edge of the 9th clock cycle of the receive clock.
- (3) The 1-frame data receive is completed and the RDRF bit in the ICSR register is set to 1 at the rise of the 9th clock cycle. At this time, when reading the ICDRR register, the received data can be read and the RDRF bit is set to 0 simultaneously.
- (4) Continuous receive operation is enabled by reading the ICDRR register every time the RDRF bit is set to 1. If the 8th clock cycle falls after the ICDRR register is read by another process while the RDRF bit is set to 1, the SCL signal is fixed "L" until the ICDRR register is read.
- (5) If the next frame is the last receive frame and the RCVD bit in the ICCR1 register is set to 1 (disables the next receive operation) before reading the ICDRR register, stop condition generation is enabled after the next receive operation.
- (6) When the RDRF bit is set to 1 at the rise of the 9th clock cycle of the receive clock, generate the stop condition.
- (7) When the STOP bit in the ICSR register is set to 1, read the ICDRR register and set the RCVD bit to 0 (maintain the following receive operation).
- (8) Return to slave receive mode.




Figure 16.34 Operating Timing in Master Receive Mode (I²C bus Interface Mode) (1)




Figure 16.35 Operating Timing in Master Receive Mode (I²C bus Interface Mode) (2)

16.3.3.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data while the master device outputs the receive clock and returns an acknowledge signal.

Figures 16.36 and 16.37 show the Operating Timing in Slave Transmit Mode (I²C bus Interface Mode).

The transmit procedure and operation in slave transmit mode are as follows.

- (1) Set the ICE bit in the ICCR1 register to 1 (transfer operation enabled). Set bits WAIT and MLS in the ICMR register and bits CKS0 to CKS3 in the ICCR1 register (initial setting). Set bits TRS and MST in the ICCR1 register to 0 and wait until the slave address matches in slave receive mode.
- (2) When the slave address matches at the 1st frame after detecting the start condition, the slave device outputs the level set by the ACKBT bit in the ICIER register to the SDA pin at the rise of the 9th clock cycle. At this time, if the 8th bit of data (R/\overline{W}) is 1, bits TRS and TDRE in the ICSR register are set to 1, and the mode is switched to slave transmit mode automatically. Continuous transmission is enabled by writing transmit data to the ICDRT register every time the TDRE bit is set to 1.
- (3) When the TDRE bit in the ICDRT register is set to 1 after writing the last transmit data to the ICDRT register, wait until the TEND bit in the ICSR register is set to 1 while the TDRE bit is set to 1. When the TEND bit is set to 1, set the TEND bit to 0.
- (4) The SCL signal is released by setting the TRS bit to 0 and performing a dummy read of the ICDRR register to end the process.
- (5) Set the TDRE bit to 0.




Figure 16.36 Operating Timing in Slave Transmit Mode (I²C bus Interface Mode) (1)




Figure 16.37 Operating Timing in Slave Transmit Mode (I²C bus Interface Mode) (2)

16.3.3.5 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and data, and the slave device returns an acknowledge signal.

Figures 16.38 and 16.39 show the Operating Timing in Slave Receive Mode (I²C bus Interface Mode).

The receive procedure and operation in slave receive mode are as follows.

- (1) Set the ICE bit in the ICCR1 register to 1 (transfer operation enabled). Set bits WAIT and MLS in the ICMR register and bits CKS0 to CKS3 in the ICCR1 register (initial setting). Set bits TRS and MST in the ICCR1 register to 0 and wait until the slave address matches in slave receive mode.
- (2) When the slave address matches at the 1st frame after detecting the start condition, the slave device outputs the level set in the ACKBT bit in the ICIER register to the SDA pin at the rise of the 9th clock cycle. Since the RDRF bit in the ICSR register is set to 1 simultaneously, perform the dummy-read (the read data is unnecessary because it indicates the slave address and R/\overline{W}).
- (3) Read the ICDRR register every time the RDRF bit is set to 1. If the 8th clock cycle falls while the RDRF bit is set to 1, the SCL signal is fixed "L" until the ICDRR register is read. The setting change of the acknowledge signal returned to the master device before reading the ICDRR register takes affect from the following transfer frame.
- (4) Reading the last byte is performed by reading the ICDRR register in like manner.




Figure 16.38 Operating Timing in Slave Receive Mode (I²C bus Interface Mode) (1)




Figure 16.39 Operating Timing in Slave Receive Mode (I²C bus Interface Mode) (2)

16.3.4 Clock Synchronous Serial Mode

16.3.4.1 Clock Synchronous Serial Format

Set the FS bit in the SAR register to 1 to use the clock synchronous serial format for communication. Figure 16.40 shows the Transfer Format of Clock Synchronous Serial Format.

When the MST bit in the ICCR1 register is set to 1, the transfer clock is output from the SCL pin, and when the MST bit is set to 0, the external clock is input.

The transfer data is output between successive falling edges of the SCL clock, and data is determined at the rising edge of the SCL clock. MSB-first or LSB-first can be selected as the order of the data transfer by setting the MLS bit in the ICMR register. The SDA output level can be changed by the SDAO bit in the ICCR2 register during transfer standby.




Figure 16.40 Transfer Format of Clock Synchronous Serial Format

16.3.4.2 Transmit Operation

In transmit mode, transmit data is output from the SDA pin in synchronization with the falling edge of the transfer clock. The transfer clock is output when the MST bit in the ICCR1 register is set to 1 and input when the MST bit is set to 0.

Figure 16.41 shows the Operating Timing in Transmit Mode (Clock Synchronous Serial Mode).

The transmit procedure and operation in transmit mode are as follows.

- (1) Set the ICE bit in the ICCR1 register to 1 (transfer operation enabled). Set bits CKS0 to CKS3 in the ICCR1 register and set the MST bit (initial setting).
- (2) The TDRE bit in the ICSR register is set to 1 by selecting transmit mode after setting the TRS bit in the ICCR1 register to 1.
- (3) Data is transferred from registers ICDRT to ICDRS and the TDRE bit is automatically set to 1 by writing transmit data to the ICDRT register after confirming that the TDRE bit is set to 1. Continuous transmission is enabled by writing data to the ICDRT register every time the TDRE bit is set to 1. When switching from transmit to receive mode, set the TRS bit to 0 while the TDRE bit is set to 1.




Figure 16.41 Operating Timing in Transmit Mode (Clock Synchronous Serial Mode)

16.3.4.3 Receive Operation

In receive mode, data is latched at the rising edge of the transfer clock. The transfer clock is output when the MST bit in the ICCR1 register is set to 1 and input when the MST bit is set to 0.

Figure 16.42 shows the Operating Timing in Receive Mode (Clock Synchronous Serial Mode).

The receive procedure and operation in receive mode are as follows.

- (1) Set the ICE bit in the ICCR1 register to 1 (transfer operation enabled). Set bits CKS0 to CKS3 in the ICCR1 register and set the MST bit (initial setting).
- (2) The output of the receive clock starts when the MST bit is set to 1 while the transfer clock is being output.
- (3) Data is transferred from registers ICDRS to ICDRR and the RDRF bit in the ICSR register is set to 1, when the receive operation is completed. Since the next byte of data is enabled when the MST bit is set to 1, the clock is output continuously. Continuous receive is enabled by reading the ICDRR register every time the RDRF bit is set to 1. An overrun is detected at the rise of the 8th clock cycle while the RDRF bit is set to 1, and the AL bit in the ICSR register is set to 1. At this time, the last receive data is retained in the ICDRR register.
- (4) When the MST bit is set to 1, set the RCVD bit in the ICCR1 register to 1 (disables the next receive operation) and read the ICDRR register. The SCL signal is fixed "H" after reception of the following byte of data is completed.




Figure 16.42 Operating Timing in Receive Mode (Clock Synchronous Serial Mode)

16.3.5 Noise Canceller

The states of pins SCL and SDA are routed through the noise canceller before being latched internally. Figure 16.43 shows a Block Diagram of Noise Canceller.

The noise canceller consists of two cascaded latch and match detector circuits. When the SCL pin input signal (or SDA pin input signal) is sampled on f1 and two latch outputs match, the level is passed forward to the next circuit. When they do not match, the former value is retained.




Figure 16.43 Block Diagram of Noise Canceller

16.3.6 Bit Synchronization Circuit

When setting the I²C bus interface to master mode, the high-level period may become shorter in the following two cases:

• If the SCL signal is driven L level by a slave device

• If the rise speed of the SCL signal is reduced by a load (load capacity or pull-up resistor) on the SCL line. Therefore, the SCL signal is monitored and communication is synchronized bit by bit.

Figure 16.44 shows the Timing of Bit Synchronization Circuit and Table 16.8 lists the Time between Changing SCL Signal from "L" Output to High-Impedance and Monitoring of SCL Signal.




Figure 16.44 Timing of Bit Synchronization Circuit

Table 16.8	Time between Changing SCL Signal from "L" Output to High-Impedance and
	Monitoring of SCL Signal

ICCR1	Register	Time for Monitoring SCL
CKS3	CKS2	
0	0	7.5Tcyc
	1	19.5Tcyc
1	0	17.5Tcyc
	1	41.5Tcyc

1Tcyc = 1/f1(s)

16.3.7 Examples of Register Setting

Figures 16.45 to 16.48 show Examples of Register Setting When Using I²C bus interface.




Figure 16.45 Example of Register Setting in Master Transmit Mode (I²C bus Interface Mode)

R8C/26 Group, R8C/27 Group




Figure 16.46 Example of Register Setting in Master Receive Mode (I²C bus Interface Mode)




Figure 16.47 Example of Register Setting in Slave Transmit Mode (I²C bus Interface Mode)




Figure 16.48 Example of Register Setting in Slave Receive Mode (I²C bus Interface Mode)

16.3.8 Notes on I²C bus Interface

Set the IICSEL bit in the PMR register to 1 (select I²C bus interface function) to use the I²C bus interface.

16.3.8.1 Multimaster Operation

The following actions must be performed to use the I²C bus interface in multimaster operation.

• Transfer rate

Set the transfer rate by 1/1.8 or faster than the fastest rate of the other masters. For example, if the fastest transfer rate of the other masters is set to 400 kbps, the I²C-bus transfer rate in this MCU should be set to 223 kbps (= 400/1.18) or more.

- Bits MST and TRS in the ICCR1 register setting
- (a) Use the MOV instruction to set bits MST and TRS.
- (b) When arbitration is lost, confirm the contents of bits MST and TRS. If the contents are other than the MST bit set to 0 and the TRS bit set to 0 (slave receive mode), set the MST bit to 0 and the TRS bit to 0 again.

16.3.8.2 Master Receive Mode

Either of the following actions must be performed to use the I²C bus interface in master receive mode.

- (a) In master receive mode while the RDRF bit in the ICSR register is set to 1, read the ICDRR register before the rising edge of the 8th clock.
- (b) In master receive mode, set the RCVD bit in the ICCR1 register to 1 (disables the next receive operation) to perform 1-byte communications.

17. Hardware LIN

The hardware LIN performs LIN communication in cooperation with timer RA and UARTO.

17.1 Features

The hardware LIN has the features listed below. Figure 17.1 shows a Block Diagram of Hardware LIN.

Master mode


- Generates Synch Break
- Detects bus collision

Slave mode

- Detects Synch Break
- Measures Synch Field
- Controls Synch Break and Synch Field signal inputs to UART0
- Detects bus collision

NOTE:

1. The WakeUp function is detected by INT1.





17.2 Input/Output Pins

The pin configuration of the hardware LIN is listed in Table 17.1.

Table 17.1 Pin Configuration

Name	Abbreviation	Input/Output	Function
Receive data input	RXD0	Input	Receive data input pin of the hardware LIN
Transmit data output	TXD0	Output	Transmit data output pin of the hardware LIN

17.3 Register Configuration

The hardware LIN contains the registers listed below. These registers are detailed in Figures 17.2 and 17.3.

- LIN Control Register (LINCR)
- LIN Status Register (LINST)


D7 D6	b5 b4 b3	b2 b1 b0				
ЦЦ	ЩЦ		Symbol	Address	After Reset	
			LINCR	0106h	00h	
			Bit Symbol	Bit Name	Function	RW
			SFIE	Synch Field measurement- completed interrupt enable bit	0 : Disables Synch Field measurement- completed interrupt1 : Enables Synch Field measurement- completed interrupt	RW
			SBIE	Synch Break detection interrupt enable bit	0 : Disables Synch Break detection interrupt 1 : Enables Synch Break detection interrupt	RW
			BCIE	Bus collision detection interrupt enable bit	0 : Disables bus collision detection interrupt1 : Enables bus collision detection interrupt	RW
	L		RXDSF	RXD0 input status flag	0 : RXD0 input enabled 1 : RXD0 input disabled	RO
			LSTART	Synch Break detection start bit ⁽¹⁾	When this bit is set to 1, timer RA input is enabled and RXD0 input is disabled. When read, the content is 0.	RW
			SBE	RXD0 input unmasking timing select bit (effective only in slave mode)	0 : Unmasked after Synch Break is detected1 : Unmasked after Synch Field measurement is completed	RW
			MST	LIN operation mode setting bit ⁽²⁾	 0 : Slave mode (Synch Break detection circuit actuated) 1 : Master mode (Timer RA output OR'ed with TXD0) 	RW
			LINE	LIN operation start bit	0 : Causes LIN to stop 1 : Causes LIN to start operating ⁽³⁾	RW

NOTES:

- 1. After setting the LSTART bit, confirm that the RXDSF flag is set to 1 before Synch Break input starts.
- 2. Before changing LIN operation modes, temporarily stop the LIN operation (LINE bit = 0).

3. Inputs to timer RA and UARTO are prohibited immediately after this bit is set to 1. (Refer to Figure 17.5 Example of Header Field Transmission Flow chart (1) and Figure 17.9 Example of Header Field Reception Flow chart (2).)








Figure 17.3 LINST Register

17.4 Functional Description

17.4.1 Master Mode

Figure 17.4 shows typical operation of the hardware LIN when transmitting a header field in master mode. Figures 17.5 and 17.6 show an Example of Header Field Transmission Flowchart. When transmitting a header field, the hardware LIN operates as described below.

- (1) When the TSTART bit in the TRACR register for timer RA is set by writing 1 in software, the hardware LIN outputs "L" level from the TXD0 pin for the period that is set in registers TRAPRE and TRA for timer RA.
- (2) When timer RA underflows upon reaching the terminal count, the hardware LIN reverses the output of the TXD0 pin and sets the SBDCT flag in the LINST register to 1. Furthermore, if the SBIE bit in the LINCR register is set to 1, it generates a timer RA interrupt.
- (3) The hardware LIN transmits 55h via UARTO.
- (4) The hardware LIN transmits an ID field via UART0 after it finishes sending 55h.
- (5) The hardware LIN performs communication for a response field after it finishes sending the ID field.





Figure 17.4 Typical Operation when Sending a Header Field






Figure 17.6 Example of Header Field Transmission Flowchart (2)

17.4.2 Slave Mode

Figure 17.7 shows typical operation of the hardware LIN when receiving a header field in slave mode. Figure 17.8 through Figure 17.10 show an Example of Header Field Transmission Flowchart. When receiving a header field, the hardware LIN operates as described below.

- (1) Synch Break detection is enabled by writing 1 to the LSTART bit in the LINCR register of the hardware LIN.
- (2) When "L" level is input for a duration equal to or greater than the period set in timer RA, the hardware LIN detects it as Synch Break. At this time, the SBDCT flag in the LINST register is set to 1. Furthermore, if the SBIE bit in the LINCR register is set to 1, the hardware LIN generates a timer RA interrupt. Then it goes to Synch Field measurement.
- (3) The hardware LIN receives a Synch Field (55h). At this time, it measures the period of the start bit and bits 0 to 6 by using timer RA. In this case, it is possible to select whether to input the Synch Field signal to RXD0 of UART0 by setting the SBE bit in the LINCR register accordingly.
- (4) The hardware LIN sets the SFDCT flag in the LINST register to 1 when it finishes measuring the Synch Field. Furthermore, if the SFIE bit in the LINCR register is set to 1, it generates a timer RA interrupt.
- (5) After it finishes measuring the Synch Field, calculate a transfer rate from the count value of timer RA and set to UART0 and registers TRAPRE and TRA of timer RA again. Then it receives an ID field via UART0.
- (6) The hardware LIN performs communication for a response field after it finishes receiving the ID field.




Figure 17.7 Typical Operation when Receiving a Header Field




Figure 17.8 Example of Header Field Reception Flowchart (1)




Figure 17.9 Example of Header Field Reception Flowchart (2)




Figure 17.10 Example of Header Field Reception Flowchart (3)

17.4.3 Bus Collision Detection Function

The bus collision detection function can be used when UART0 is enabled for transmission (TE bit in the U0C1 register = 1).

Figure 17.11 shows the Typical Operation when a Bus Collision is Detected.




Figure 17.11 Typical Operation when a Bus Collision is Detected

17.4.4 Hardware LIN End Processing

Figure 17.12 shows an Example of Hardware LIN Communication Completion Flowchart.

- Use the following timing for hardware LIN end processing:
 - If the hardware bus collision detection function is used
 - Perform hardware LIN end processing after checksum transmission completes.
 - If the bus collision detection function is not used
 - Perform hardware LIN end processing after header field transmission and reception complete.




Figure 17.12 Example of Hardware LIN Communication Completion Flowchart

17.5 Interrupt Requests

There are four interrupt requests that are generated by the hardware LIN: Synch Break detection, Synch Break generation completed, Synch Field measurement completed, and bus collision detection. These interrupts are shared with timer RA.

Table 17.2 lists the Interrupt Requests of Hardware LIN.

Table 17.2 Interrupt Requests of Hardware LIN

Interrupt Request	Status Flag	Cause of Interrupt
Synch Break detection	SBDCT	Generated when timer RA has underflowed after measuring the "L" level duration of RXD0 input, or when a "L" level is input for a duration longer than the Synch Break period during communication.
Synch Break generation completed		Generated when "L" level output to TXD0 for the duration set by timer RA completes.
Synch Field measurement completed	SFDCT	Generated when measurement for 6 bits of the Synch Field by timer RA is completed.
Bus collision detection	BCDCT	Generated when the RXD0 input and TXD0 output values differed at data latch timing while UART0 is enabled for transmission.

17.6 Notes on Hardware LIN

For the time-out processing of the header and response fields, use another timer to measure the duration of time with a Synch Break detection interrupt as the starting point.

18. A/D Converter

The A/D converter consists of one 10-bit successive approximation A/D converter circuit with a capacitive coupling amplifier. The analog input shares pins P0_0 to P0_7, and P1_0 to P1_3. Therefore, when using these pins, ensure that the corresponding port direction bits are set to 0 (input mode).

When not using the A/D converter, set the VCUT bit in the ADCON1 register to 0 (Vref unconnected) so that no current will flow from the VREF pin into the resistor ladder. This helps to reduce the power consumption of the chip. The result of A/D conversion is stored in the AD register.


Table 18.1 lists the Performance of A/D converter. Figure 18.1 shows a Block Diagram of A/D Converter. Figures 18.2 and 18.3 show the A/D converter-related registers.

Item	Performance
A/D conversion method	Successive approximation (with capacitive coupling amplifier)
Analog input voltage ⁽¹⁾	0 V to AVCC
Operating clock $\phi AD^{(2)}$	$4.2 \text{ V} \le \text{AVCC} \le 5.5 \text{ V}$ f1, f2, f4, fOCO-F
	$2.2 \text{ V} \leq \text{AVCC} < 4.2 \text{ V}$ f2, f4, fOCO-F (N, D version)
	$2.7 \text{ V} \leq \text{AVCC} < 4.2 \text{ V}$ f2, f4, fOCO-F (J, K version)
Resolution	8 bits or 10 bits selectable
Absolute accuracy	AVCC = Vref = 5 V, \u03c6AD = 10 MHz
	• 8-bit resolution ±2 LSB
	• 10-bit resolution ±3 LSB
	AVCC = Vref = $3.3 \text{ V}, \phi \text{AD} = 10 \text{ MHz}$
	• 8-bit resolution ±2 LSB
	•10-bit resolution ±5 LSB
	AVCC = Vref = 2.2 V, ϕ AD = 5 MHz
	• 8-bit resolution ±2 LSB
	•10-bit resolution ±5 LSB
Operating mode	One-shot and repeat ⁽³⁾
Analog input pin	12 pins (AN0 to AN11)
A/D conversion start condition	Software trigger
	Set the ADST bit in the ADCON0 register to 1 (A/D conversion starts)
Conversion rate per pin	Without sample and hold function
	8-bit resolution: 49\u00f6AD cycles, 10-bit resolution: 59\u00f6AD cycles
	With sample and hold function
	8-bit resolution: 28¢AD cycles, 10-bit resolution: 33¢AD cycles

Table 18.1	Performance	of A/D converter
------------	-------------	------------------

NOTES:

- The analog input voltage does not depend on use of a sample and hold function. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.
- When 2.7 V ≤ AVCC ≤ 5.5 V, the frequency of φAD must be 10 MHz or below. When 2.2 V ≤ AVCC < 2.7 V, the frequency of φAD must be 5 MHz or below. Without a sample and hold function, the φAD frequency should be 250 kHz or above. With a sample and hold function, the φAD frequency should be 1 MHz or above.
- 3. In repeat mode, only 8-bit mode can be used.





A/D Control Registe	ər 0 ⁽¹⁾			
b7 b6 b5 b4 b3 b2 b1 b0	Symbol A DCON0	Address 00D6h	After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	CHO	Analog input pin select bits	(Note 4)	RW
	CH1			RW
	CH2			RW
	MD	A/D operating mode select bit ⁽²⁾	0 : One-shot mode 1 : Repeat mode	RW
	ADGSEL0	A/D input group select bit ⁽⁴⁾	0 : Selects port P0 group (AN0 to AN7) 1 : Selects port P1 group (AN8 to AN11)	RW
	(b5)	Reserved bit	Set to 0.	RW
	ADST	A/D conversion start flag	0 : Stops A/D conversion 1 : Starts A/D conversion	RW
	CKS0	Frequency select bit 0	[When CKS1 in ADCON1 register = 0] 0 : Select f4 1 : Select f2 [When CKS1 in ADCON1 register = 1] 0 : Select f1 ⁽³⁾ 1 : Select fOCO-F	RW

NOTES:

- 1. If the ADCON0 register is rew ritten during A/D conversion, the conversion result is undefined.
- 2. When changing A/D operation mode, set the analog input pin again.
- 3. Set øAD frequency to 10 MHz or below .
- 4. The analog input pin can be selected according to a combination of bits CH0 to CH2 and the ADGSEL0 bit.

CH2 to CH0	ADGSEL0 = 0	ADGSEL0 = 1
000b	A NO	Do not set.
001b	AN1	
010b	AN2	
011b	AN3	
100b	AN4	A N8
101b	AN5	A N9
110b	AN6	AN10
111b	AN7	AN11

Figure 18.2 ADCON0 Register

b7 b6 b5 b4 b3 b2	•	er 1 ⁽¹⁾					
		Symbol	Address		After Res	set	
		ADCON1	00D7h		00h		
		Bit Symbol	Bit Name		Function	n	RV
		—	Reserved bits	Set to 0.			RV
		(b2-b0)	0/40 bit was de la classificit.	0.0.1.1			
		BITS	8/10-bit mode select bit ⁽²⁾	0 : 8-bit 1 : 10-bit			RV
		CKS1	Frequency select bit 1	Refer to	the description of the D register function.	CKS0 bit in the	RV
		VCUT	VREF connect bit ⁽³⁾	-	not connected		RV
		(h 0, h 7)	Reserved bits	Set to 0.			RV
NOTES:		(b6-b7)					
VD Control F	•						
	0	Symbol	Address		After	r Reset	
		ADCON2	00D4h			DOh	
			00D4h Bit Name	alact hit	C Fur	00h nction	RW
		ADCON2	00D4h	elect bit		00h nction and hold	RV
		ADCON2 Bit Symbol SMP	00D4h Bit Name	elect bit	C Fur 0 : Without sample a	00h nction and hold	
		ADCON2 Bit Symbol	00D4h Bit Name A/D conversion method s Reserved bits		C Fur 0 : Without sample a 1 : With sample and Set to 0.	00h nction and hold	RV
		ADCON2 Bit Symbol SMP	00D4h Bit Name A/D conversion method s	cessary, se	C Fur 0 : Without sample a 1 : With sample and Set to 0.	00h nction and hold	RV
NOTE:		ADCON2 Bit Symbol SMP (b3-b1)	00D4h Bit Name A/D conversion method s Reserved bits Nothing is assigned. If new	cessary, se	C Fur 0 : Without sample a 1 : With sample and Set to 0.	00h nction and hold	RV
NOTE:		ADCON2 Bit Symbol SMP (b3-b1) (b7-b4)	00D4h Bit Name A/D conversion method s Reserved bits Nothing is assigned. If new	cessary, se 0.	C Fur 0 : Without sample a 1 : With sample and Set to 0.	00h nction and hold hold	RV
NOTE:		ADCON2 Bit Symbol SMP (b3-b1) (b7-b4)	00D4h Bit Name A/D conversion method s Reserved bits Nothing is assigned. If new When read, the content is	cessary, se 0.	C Fur 0 : Without sample a 1 : With sample and Set to 0.	00h nction and hold hold	RV
NOTE: 1. If the A		ADCON2 Bit Symbol SMP (b3-b1) (b7-b4)	00D4h Bit Name A/D conversion method s Reserved bits Nothing is assigned. If new When read, the content is	cessary, se 0.	C Fur 0 : Without sample a 1 : With sample and Set to 0.	00h nction and hold hold	RV
NOTE: 1. If the A A/D Register (b15)		ADCON2 Bit Symbol SMP (b3-b1) (b7-b4) register is re	00D4h Bit Name A/D conversion method s Reserved bits Nothing is assigned. If new When read, the content is	cessary, se 0.	C Fur 0 : Without sample a 1 : With sample and Set to 0.	00h nction and hold hold	RV
NOTE: 1. If the A		ADCON2 Bit Symbol SMP (b3-b1) (b7-b4) register is re	00D4h Bit Name A/D conversion method s Reserved bits Nothing is assigned. If new When read, the content is	cessary, se 0. sion, the co	C Fur 0 : Without sample a 1 : With sample and Set to 0. et to 0.	00h nction and hold hold efined.	RV
NOTE: 1. If the A A/D Register (b15)		ADCON2 Bit Symbol SMP (b3-b1) (b7-b4) register is re	00D4h Bit Name A/D conversion method s Reserved bits Nothing is assigned. If new When read, the content is w ritten during A/D convers	cessary, se 0. sion, the co bol	C Fur 0 : Without sample a 1 : With sample and Set to 0. et to 0.	O0h Inction and hold hold efined.	RV
NOTE: 1. If the A A/D Register (b15)		ADCON2 Bit Symbol SMP (b3-b1) (b7-b4) register is re	00D4h Bit Name A/D conversion method s Reserved bits Nothing is assigned. If new When read, the content is	cessary, se 0. sion, the co bol	C Fur 0 : Without sample a 1 : With sample and Set to 0. et to 0.	00h nction and hold hold efined.	RV
NOTE: 1. If the A A/D Register (b15)		ADCON2 Bit Symbol SMP (b3-b1) (b7-b4) register is re	00D4h Bit Name A/D conversion method s Reserved bits Nothing is assigned. If new When read, the content is w ritten during A/D convers	cessary, se 0. sion, the co bol	C Fur 0 : Without sample a 1 : With sample and Set to 0. et to 0. nversion result is under Address 00C1h-00C0h	O0h Inction and hold hold efined.	RV
NOTE: 1. If the A A/D Register (b15)		ADCON2 Bit Symbol SMP (b3-b1) (b7-b4) register is re	00D4h Bit Name A/D conversion method s Reserved bits Nothing is assigned. If new When read, the content is written during A/D convers bo bo Sym Al	cessary, se 0. sion, the col bol D Function	C Fur 0 : Without sample a 1 : With sample and Set to 0. et to 0. nversion result is under Address 00C1h-00C0h	200h Inction and hold hold efined. After Reset Undefined	RV RV
NOTE: 1. If the A A/D Register (b15)		ADCON2 Bit Symbol SMP (b3-b1) (b7-b4) register is re	00D4h Bit Name A/D conversion method s Reserved bits Nothing is assigned. If ner When read, the content is written during A/D convers bo Sym Al	cessary, se 0. sion, the con bol D Function s	Contract 0 : Without sample and 1 : With sample and Set to 0. et to 0. nversion result is under Address 00C1h-00C0h n When BITS bit in AD set to 0 (8-b)	DOh Inction and hold hold efined. After Reset Undefined DCON1 register is	RV RV -
NOTE: 1. If the A A/D Register (b15)		ADCON2 Bit Symbol SMP (b3-b1) (b7-b4) register is re register is re When B s	00D4h Bit Name A/D conversion method s Reserved bits Nothing is assigned. If new When read, the content is written during A/D convers written during A/D convers Sym All TS bit in ADCON1 register set to 1 (10-bit mode). bits in A/D conversion resu	cessary, se 0. sion, the con bol D Function s It A/D	Address 00001h-0000h Number of the set to 0.	DOh Inction and hold hold efined. After Reset Undefined DCON1 register is bit mode).	RV RV RV RV
NOTE: 1. If the A A/D Register (b15)		ADCON2 Bit Symbol SMP (b3-b1) (b7-b4) register is re register is re When B S 8 low -order 2 high-order	00D4h Bit Name A/D conversion method s Reserved bits Nothing is assigned. If ner When read, the content is written during A/D convers bo Sym Al	cessary, se 0. bion, the col bol D Function s It A/D lt Whe	Contract 0 : Without sample and 1 : With sample and Set to 0. et to 0. nversion result is under Address 00C1h-00C0h n When BITS bit in AD set to 0 (8-b)	DOh Inction and hold hold efined. After Reset Undefined DCON1 register is bit mode).	RV



18.1 One-Shot Mode

In one-shot mode, the input voltage of one selected pin is A/D converted once.

Table 18.2 lists the Specifications of One-Shot Mode. Figure 18.4 shows the ADCON0 Register in One-Shot Mode and Figure 18.5 shows the ADCON1 Register in One-Shot Mode.

Table 18.2	Specifications of One-Shot Mode
------------	---------------------------------

Item	Specification
Function	The input voltage of one pin selected by bits CH2 to CH0 and ADGSEL0 is
	A/D converted once
Start condition	Set the ADST bit to 1 (A/D conversion starts)
Stop condition	 A/D conversion completes (ADST bit is set to 0)
	Set the ADST bit to 0
Interrupt request	A/D conversion completes
generation timing	
Input pin	Select one of AN0 to AN11
Reading of A/D conversion	Read AD register
result	


A/D Control Registe	er 0 ⁽¹⁾			
	Symbol A DCON0	Address 00D6h	After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	CHO	Analog input pin select bits	(Note 4)	RW
	CH1			RW
	CH2			RW
	MD	A/D operating mode select bit ⁽²⁾	0 : One-shot mode	RW
	ADGSEL0	A/D input group select bit ⁽⁴⁾	0 : Selects port P0 group (AN0 to AN7) 1 : Selects port P1 group (AN8 to AN11)	RW
	 (b5)	Reserved bit	Set to 0.	RW
	ADST	A/D conversion start flag	0 : Stops A/D conversion 1 : Starts A/D conversion	RW
	CKS0	Frequency select bit 0	[When CKS1 in ADCON1 register = 0] 0 : Select f4 1 : Select f2 [When CKS1 in ADCON1 register = 1] 0 : Select f1 ⁽³⁾ 1 : Select fOCO-F	RW

NOTES:


- 1. If the ADCON0 register is rew ritten during A/D conversion, the conversion result is undefined.
- 2. After changing the A/D operating mode, select the analog input pin again.
- 3. Set \emptyset AD frequency to 10 MHz or below .
- 4. The analog input pin can be selected according to a combination of bits CH0 to CH2 and the ADGSEL0 bit.

ADGSEL0 = 0	ADGSEL0 = 1
A NO	Do not set.
AN1	
AN2	
AN3	
AN4	AN8
AN5	AN9
AN6	AN10
AN7	AN11
	AN0 AN1 AN2 AN3 AN4 AN5 AN6

Figure 18.4 ADCON0 Register in One-Shot Mode



0 0 0 0	Symbol ADCON1	Address 00D7h	After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	 (b2-b0)	Reserved bits	Set to 0.	RW
	BITS	8/10-bit mode select bit	0 : 8-bit mode 1 : 10-bit mode	RW
	CKS1	Frequency select bit 1	Refer to the description of the CKS0 bit in the ADCON0 register function.	RW
	VCUT	VREF connect bit ⁽²⁾	1 : VREF connected	RW
	 (b6-b7)	Reserved bits	Set to 0.	RW



18.2 Repeat Mode

In repeat mode, the input voltage of one selected pin is A/D converted repeatedly.

Table 18.3 lists the Specifications of Repeat Mode. Figure 18.6 shows the ADCON0 Register in Repeat Mode and Figure 18.7 shows the ADCON1 Register in Repeat Mode.

Table 18.3	Specifications of Repeat Mode
------------	-------------------------------

Item	Specification
Function	The Input voltage of one pin selected by bits CH2 to CH0 and ADGSEL0 is
	A/D converted repeatedly
Start conditions	Set the ADST bit to 1 (A/D conversion starts)
Stop condition	Set the ADST bit to 0
Interrupt request	Not generated
generation timing	
Input pin	Select one of AN0 to AN11
Reading of result of A/D	Read AD register
converter	


A/D Control Bogisto	$n = O^{(1)}$			
A/D Control Registe				
b7 b6 b5 b4 b3 b2 b1 b0				
0 1	Symbol	Address	After Reset	
	A DCON0	00D6h	00h	
	Bit Symbol	Bit Name	Function	RW
	CH0	Analog input pin select bits	(Note 4)	RW
	CH1			RW
	CH2			RW
	MD	A/D operating mode select bit ⁽²⁾	1 : Repeat mode	RW
	ADGSEL0	A/D input group select bit ⁽⁴⁾	0 : Selects port P0 group (AN0 to AN7) 1 : Selects port P1 group (AN8 to AN11)	RW
	(b5)	Reserved bit	Set to 0.	RW
	ADST	A/D conversion start flag	0 : Stops A/D conversion 1 : Starts A/D conversion	RW
	CKSO	Frequency select bit 0	[When CKS1 in ADCON1 register = 0] 0 : Select f4 1 : Select f2 [When CKS1 in ADCON1 register = 1] 0 : Select f1 ⁽³⁾ 1 : Do not set.	RW

NOTES:

- 1. If the ADCON0 register is rewritten during A/D conversion, the conversion result is undefined.
- 2. After changing A/D operation mode, select the analog input pin again.
- 3. Set \emptyset AD frequency to 10 MHz or below .
- 4. The analog input pin can be selected according to a combination of bits CH0 to CH2 and the ADGSEL0 bit.

CH2 to CH0	ADGSEL0 = 0	ADGSEL0 = 1
000b	A NO	Do not set.
001b	AN1	
010b	AN2	
011b	AN3	
100b	AN4	AN8
101b	AN5	A N9
110b	AN6	AN10
111b	AN7	AN11

Figure 18.6 ADCON0 Register in Repeat Mode



001	0000	Symbol ADCON1	Address 00D7h	After Reset 00h	
		Bit Symbol	Bit Name	Function	RW
		 (b2-b0)	Reserved bits	Set to 0.	RW
		BITS	8/10-bit mode select bit ⁽²⁾	0 : 8-bit mode	RW
		CKS1	Frequency select bit 1	Refer to the description of the CKS0 bit in the ADCON0 register function.	RW
		VCUT	VREF connect bit ⁽³⁾	1 : VREF connected	RW
		 (b6-b7)	Reserved bits	Set to 0.	RW


Figure 18.7 ADCON1 Register in Repeat Mode

A/D conversion.

18.3 Sample and Hold

When the SMP bit in the ADCON2 register is set to 1 (sample and hold function enabled), the A/D conversion rate per pin increases. The sample and hold function is available in all operating modes. Start A/D conversion after selecting whether the sample and hold circuit is to be used or not.

Figure 18.8 shows a Timing Diagram of A/D Conversion.






18.4 A/D Conversion Cycles

Figure 18.9 shows the A/D Conversion Cycles.

			Conversion tin	ne at the 1st bit		me at the 2nd ne follows	End process
A/D Conversion M	lode	Conversion Time	Sampling Time	Comparison Time	Sampling Time	Comparison Time	End process
Without Sample & Hold	8 bits	49øAD	4¢AD	2.0¢AD	2.5¢AD	2.5¢AD	8.0¢AD
Without Sample & Hold	10 bits	59¢AD	4¢AD	2.0¢AD	2.5¢AD	2.5¢AD	8.0øAD
With Sample & Hold	8 bits	28¢AD	4¢AD	2.5¢AD	0.0¢AD	2.5¢AD	4.0øAD
With Sample & Hold	10 bits	33¢AD	4¢AD	2.5¢AD	0.0¢AD	2.5¢AD	4.0øAD

18.5 Internal Equivalent Circuit of Analog Input

Figure 18.10 shows the Internal Equivalent Circuit of Analog Input.



18.6 Output Impedance of Sensor under A/D Conversion

To carry out A/D conversion properly, charging the internal capacitor C shown in Figure 18.11 has to be completed within a specified period of time. T (sampling time) as the specified time. Let output impedance of sensor equivalent circuit be R0, internal resistance of microcomputer be R, precision (error) of the A/D converter be X, and the resolution of A/D converter be Y (Y is 1024 in the 10-bit mode, and 256 in the 8-bit mode).

VC is generally VC= VIN
$$\left\{1 - e^{-\frac{1}{C(R0+R)}t}\right\}$$


And when t = T, VC = VIN $-\frac{X}{Y}$ VIN = VIN $\left(1 - \frac{X}{Y}\right)$
 $e^{-\frac{1}{C(R0+R)}T} = \frac{X}{Y}$
 $-\frac{1}{C(R0+R)}T = \ln\frac{X}{Y}$
Hence, R0= $-\frac{T}{C \bullet \ln\frac{X}{Y}} - R$

Figure 18.11 shows the Analog Input Pin and External Sensor Equivalent Circuit. When the difference between VIN and VC becomes 0.1LSB, we find impedance R0 when voltage between pins VC changes from 0 to VIN-(0.1/1024) VIN in time T. (0.1/1024) means that A/D precision drop due to insufficient capacitor charge is held to 0.1LSB at time of A/D conversion in the 10-bit mode. Actual error however is the value of absolute precision added to 0.1LSB.

When f(XIN) = 10 MHz, T = 0.25 µs in the A/D conversion mode without sample and hold. Output impedance R0 for sufficiently charging capacitor C within time T is determined as follows.

T = 0.25 µs, R = 2.8 kΩ, C = 6.0 pF, X = 0.1, and Y = 1024. Hence,
R0=
$$-\frac{0.25 \times 10^{-6}}{6.0 \times 10^{-12} \bullet \ln \frac{0.1}{1024}} -2.8 \times 10^3 \approx 1.7 \times 10^3$$

Thus, the allowable output impedance of the sensor equivalent circuit, making the precision (error) 0.1LSB or less, is approximately 1.7 k Ω maximum.





18.7 Notes on A/D Converter

- Write to each bit (other than bit 6) in the ADCON0 register, each bit in the ADCON1 register, or the SMP bit in the ADCON2 register when A/D conversion is stopped (before a trigger occurs).
- When the VCUT bit in the ADCON1 register is changed from 0 (VREF not connected) to 1 (VREF connected), wait for at least 1 µs before starting the A/D conversion.
- After changing the A/D operating mode, select an analog input pin again.
- When using the one-shot mode, ensure that A/D conversion is completed before reading the AD register. The IR bit in the ADIC register or the ADST bit in the ADCON0 register can be used to determine whether A/D conversion is completed.
- When using the repeat mode, select the frequency of the A/D converter operating clock ϕ AD or more for the CPU clock during A/D conversion.
- If the ADST bit in the ADCON0 register is set to 0 (A/D conversion stops) by a program and A/D conversion is forcibly terminated during an A/D conversion operation, the conversion result of the A/D converter will be undefined. If the ADST bit is set to 0 by a program, do not use the value of the AD register.
- \bullet Connect 0.1 μF capacitor between the P4_2/VREF pin and AVSS pin.
- Do not enter stop mode during A/D conversion.
- Do not enter wait mode when the CM02 bit in the CM0 register is set to 1 (peripheral function clock stops in wait mode) during A/D conversion.

19. Flash Memory

19.1 Overview

In the flash memory, rewrite operations to the flash memory can be performed in three modes: CPU rewrite, standard serial I/O, and parallel I/O.

Table 19.1 lists the Flash Memory Performance (refer to **Tables 1.1** and **1.2 Functions and Specifications** for items not listed in **Table 19.1**).

Table 19.1 Flash Memory Performance

	Item	Specification	
Flash memory opera	ating mode	3 modes (CPU rewrite, standard serial I/O, and parallel I/O)	
Division of erase block		Refer to Figures 19.1 and 19.2	
Programming method		Byte unit	
Erase method		Block erase	
Programming and erasure control method ⁽³⁾		Program and erase control by software command	
Rewrite control method		Rewrite control for blocks 0 and 1 by FMR02 bit in FMR0 register	
		Rewrite control for block 0 by FMR15 bit and block 1 by FMR16 bit in FMR1 register	
Number of comman	ds	5 commands	
Programming and erasure	Blocks 0 and 1 (program ROM)	R8C/26 Group: 100 times; R8C/27 Group: 1,000 times	
endurance ⁽¹⁾	Blocks A and B (data flash) ⁽²⁾	10,000 times	
ID code check funct	ion	Standard serial I/O mode supported	
ROM code protect		Parallel I/O mode supported	

NOTES:

1. Definition of programming and erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1-Kbyte block, and then the block is erased, the programming/ erasure endurance still stands at one. When performing 100 or more rewrites, the actual erase count can be reduced by executing programming operations in such a way that all blank areas are used before performing an erase operation. Avoid rewriting only particular blocks and try to average out the programming and erasure endurance of the blocks. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

- 2. Blocks A and B are implemented only in the R8C/27 group.
- 3. To perform programming and erasure, use VCC = 2.7 to 5.5 V as the supply voltage. Do not perform programming and erasure at less than 2.7 V.

Table 19.2 Flash Memory Rewrite Modes

Flash memory Rewrite mode	CPU Rewrite Mode	Standard Serial I/O Mode	Parallel I/O Mode
Function	User ROM area is rewritten by executing software commands from the CPU. EW0 mode: Rewritable in the RAM EW1 mode: Rewritable in flash memory	User ROM area is rewritten by a dedicated serial programmer.	User ROM area is rewritten by a dedicated parallel programmer.
Areas which can be rewritten	User ROM area	User ROM area	User ROM area
Operating mode	Single chip mode	Boot mode	Parallel I/O mode
ROM Programmer	None	Serial programmer	Parallel programmer

19.2 Memory Map

The flash memory contains a user ROM area and a boot ROM area (reserved area).

Figure 19.1 shows the Flash Memory Block Diagram for R8C/26 Group. Figure 19.2 shows a Flash Memory Block Diagram for R8C/27 Group.

The user ROM area of the R8C/27 Group contains an area (program ROM) which stores MCU operating programs and blocks A and B (data flash) each 1 Kbyte in size.

The user ROM area is divided into several blocks. The user ROM area can be rewritten in CPU rewrite mode and standard serial I/O and parallel I/O modes.

When rewriting blocks 0 and 1 in CPU rewrite mode, set the FMR02 bit in the FMR0 register to 1 (rewrite enabled). When the FMR15 bit in the FMR1 register is set to 0 (rewrite enabled), block 0 is rewritable. When the FMR16 bit is set to 0 (rewrite enabled), block 1 is rewritable.

The rewrite control program for standard serial I/O mode is stored in the boot ROM area before shipment. The boot ROM area and the user ROM area share the same address, but have separate memory areas.




Figure 19.1 Flash Memory Block Diagram for R8C/26 Group





Figure 19.2 Flash Memory Block Diagram for R8C/27 Group

Functions to Prevent Rewriting of Flash Memory 19.3

Standard serial I/O mode has an ID code check function, and parallel I/O mode has a ROM code protect function to prevent the flash memory from being read or rewritten easily.

19.3.1 **ID Code Check Function**

This function is used in standard serial I/O mode. Unless the flash memory is blank, the ID codes sent from the programmer and the ID codes written in the flash memory are checked to see if they match. If the ID codes do not match, the commands sent from the programmer are not acknowledged. The ID codes consist of 8 bits of data each, the areas of which, beginning with the first byte, are 00FFDFh, 00FFE3h, 00FFEBh, 00FFEFh, 00FFF3h, 00FFF7h, and 00FFFBh. Write programs in which the ID codes are set at these addresses and write them to the flash memory.





19.3.2 ROM Code Protect Function

The ROM code protect function disables reading or changing the contents of the on-chip flash memory by the OFS register in parallel I/O mode.

Figure 19.4 shows the OFS Register.

The ROM code protect function is enabled by writing 0 to the ROMCP1 bit and 1 to the ROMCR bit. It disables reading or changing the contents of the on-chip flash memory.

Once ROM code protect is enabled, the content in the internal flash memory cannot be rewritten in parallel I/O mode. To disable ROM code protect, erase the block including the OFS register with CPU rewrite mode or standard serial I/O mode.

b7 b6	b5 b4 b3 b2 b1 b0				
	1 1	Symbol	Address	When Shipping	
		OFS	0FFFFh		
		Bit Symbol	Bit Name	Function	RV
		WDTON	Watchdog timer start select bit	0 : Starts w atchdog timer automatically after reset 1 : Watchdog timer is inactive after reset	RV
	└──	(b1)	Reserved bit	Set to 1.	RV
		ROMCR	ROM code protect disabled bit	0 : ROM code protect disabled 1 : ROMCP1 enabled	RV
		ROMCP1	ROM code protect bit	0 : ROM code protect enabled 1 : ROM code protect disabled	RV
	L	(b4)	Reserved bit	Set to 1.	RV
		LVDOON	Voltage detection 0 circuit start bit ^(2, 4)	 0 : Voltage monitor 0 reset enabled after hardw are reset 1 : Voltage monitor 0 reset disabled after hardw are reset 	RV
		LVD1ON	Voltage detection 1 circuit start bit ^(5, 6)	 0 : Voltage monitor 1 reset enabled after hardw are reset 1 : Voltage monitor 1 reset disabled after hardw are reset 	RV
		CSPROINI	Count source protect mode after reset select bit	0 : Count source protect mode enabled after reset 1 : Count source protect mode disabled after reset	RV
2. 3. 4. 5.	The OFS regis w rite additions The LVD0ON I (voltage monit If the block inc For N, D version reset). The LVD10N I LVD10N bit to	s to the OFS re- bit setting is va- or 0 reset ena- luding the OF3 on only. For J, bit setting is va- 0 (voltage mo	egister. alid only by a hardware re- bled after hardware rese S register is erased, FFh is K version, set the LVD0C alid only by a hardware re- pnitor 1 reset enabled afte	s set to the OFS register. N bit to 1 (voltage monitor 0 reset disabled after hardwa eset. When the pow er-on reset function is used, set the	0 are

Figure 19.4 OFS Register

19.4 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the MCU is mounted on a board without using a ROM programmer. Execute the program and block erase commands only to blocks in the user ROM area.

The flash module has an erase-suspend function when an interrupt request is generated during an erase operation in CPU rewrite mode. It performs an interrupt process after the erase operation is halted temporarily. During erase-suspend, the user ROM area can be read by a program.

In case an interrupt request is generated during an auto-program operation in CPU rewrite mode, the flash module contains a program-suspend function which performs the interrupt process after the auto-program operation is suspended. During program-suspend, the user ROM area can be read by a program.

CPU rewrite mode has an erase write 0 mode (EW0 mode) and an erase write 1 mode (EW1 mode).

Table 19.3 lists the Differences between EW0 Mode and EW1 Mode.

Item	EW0 Mode	EW1 Mode
Operating mode	Single-chip mode	Single-chip mode
Areas in which a rewrite control program can be located	User ROM area	User ROM area
Areas in which a rewrite control program can be executed	Necessary to transfer to any area other than the flash memory (e.g., RAM) before executing	Executing directly in user ROM or RAM area possible
Areas which can be rewritten	User ROM area	User ROM area However, blocks which contain a rewrite control program are excluded ⁽¹⁾
Software command restrictions	None	 Program and block erase commands Cannot be run on any block which contains a rewrite control program Read status register command Cannot be executed
Modes after program or erase	Read status register mode	Read array mode
Modes after read status register	Read status register mode	Do not execute this command
CPU status during auto- write and auto-erase	Operating	Hold state (I/O ports hold state before the command is executed)
Flash memory status detection	 Read bits FMR00, FMR06, and FMR07 in the FMR0 register by a program Execute the read status register command and read bits SR7, SR5, and SR4 in the status register. 	Read bits FMR00, FMR06, and FMR07 in the FMR0 register by a program
Conditions for transition to erase-suspend	Set bits FMR40 and FMR41 in the FMR4 register to 1 by a program.	The FMR40 bit in the FMR4 register is set to 1 and the interrupt request of the enabled maskable interrupt is generated
Conditions for transitions to program-suspend	Set bits FMR40 and FMR42 in the FMR4 register to 1 by a program.	The FMR40 bit in the FMR4 register is set to 1 and the interrupt request of the enabled maskable interrupt is generated
CPU clock	5 MHz or below	No restriction (on clock frequency to be used)

Table 19.3 Differences between EW0 Mode and EW1 Mode

NOTE:

1. When the FMR02 bit in the FMR0 register is set to 1 (rewrite enabled), rewriting block 0 is enabled by setting the FMR15 bit in the FMR1 register to 0 (rewrite enabled), and rewriting block 1 is enabled by setting the FMR16 bit to 0 (rewrite enabled).

19.4.1 EW0 Mode

The MCU enters CPU rewrite mode and software commands can be acknowledged by setting the FMR01 bit in the FMR0 register to 1 (CPU rewrite mode enabled). In this case, since the FMR11 bit in the FMR1 register is set to 0, EW0 mode is selected.

Use software commands to control program and erase operations. The FMR0 register or the status register can be used to determine when program and erase operations complete.

During auto-erasure, set the FMR40 bit to 1 (erase-suspend enabled) and the FMR41 bit to 1 (request erase-suspend). Wait for td(SR-SUS) and ensure that the FMR46 bit is set to 1 (read enabled) before accessing the user ROM area. The auto-erase operation can be restarted by setting the FMR41 bit to 0 (erase restarts).

To enter program-suspend during the auto-program operation, set the FMR40 bit to 1 (suspend enabled) and the FMR42 bit to 1 (request program-suspend). Wait for td(SR-SUS) and ensure that the FMR46 bit is set to 1 (read enabled) before accessing the user ROM area. The auto-program operation can be restarted by setting the FMR42 bit to 0 (program restarts).

19.4.2 EW1 Mode

The MCU is switched to EW1 mode by setting the FMR11 bit to 1 (EW1 mode) after setting the FMR01 bit to 1 (CPU rewrite mode enabled).

The FMR0 register can be used to determine when program and erase operations complete. Do not execute commands that use the read status register in EW1 mode.

To enable the erase-suspend function during auto-erasure, execute the block erase command after setting the FMR40 bit to 1 (erase-suspend enabled). The interrupt to enter erase-suspend should be in interrupt enabled status. After waiting for td(SR-SUS) after the block erase command is executed, the interrupt request is acknowledged.

When an interrupt request is generated, the FMR41 bit is automatically set to 1 (requests erase-suspend) and the auto-erase operation suspends. If an auto-erase operation does not complete (FMR00 bit is 0) after an interrupt process completes, the auto-erase operation restarts by setting the FMR41 bit to 0 (erasure restarts)

To enable the program-suspend function during auto-programming, execute the program command after setting the FMR40 bit to 1 (suspend enabled). The interrupt to enter program-suspend should be in interrupt enabled status. After waiting for td(SR-SUS) after the program command is executed, an interrupt request is acknowledged.

When an interrupt request is generated, the FMR42 bit is automatically set to 1 (request program-suspend) and the auto-program operation suspends. When the auto-program operation does not complete (FMR00 bit is 0) after the interrupt process completes, the auto-program operation can be restarted by setting the FMR42 bit to 0 (programming restarts).

Figure 19.5 shows the FMR0 Register, Figure 19.6 shows the FMR1 Register and Figure 19.7 shows the FMR4 Register.

19.4.2.1 FMR00 Bit

This bit indicates the operating status of the flash memory. The bits value is 0 during programming, erasure (including suspend periods), or erase-suspend mode; otherwise, it is 1.

19.4.2.2 FMR01 Bit

The MCU is made ready to accept commands by setting the FMR01 bit to 1 (CPU rewrite mode).

19.4.2.3 FMR02 Bit

Rewriting of block 0 and block 1 does not accept program or block erase commands if the FMR02 bit is set to 0 (rewrite disabled).

Rewriting of block 0 and block 1 is controlled by bits FMR15 and FMR16 if the FMR02 bit is set to 1 (rewrite enabled).

19.4.2.4 FMSTP Bit

This bit is used to initialize the flash memory control circuits, and also to reduce the amount of current consumed by the flash memory. Access to the flash memory is disabled by setting the FMSTP bit to 1. Therefore, the FMSTP bit must be written to by a program transferred to the RAM.

In the following cases, set the FMSTP bit to 1:

- When flash memory access resulted in an error while erasing or programming in EW0 mode (FMR00 bit not reset to 1 (ready))
- To provide lower consumption in high-speed on-chip oscillator mode, low-speed on-chip oscillator mode (XIN clock stops), and low-speed clock mode (XIN clock stops).

Figure 19.11 shows the Process to Reduce Power Consumption in High-Speed On-Chip Oscillator Mode, Low-Speed On-Chip Oscillator Mode (XIN Clock Stops) and Low-Speed Clock Mode (XIN Clock Stops). Handle according to this flowchart. Note that when going to stop or wait mode while the CPU rewrite mode is disabled, the FMR0 register does not need to be set because the power for the flash memory is automatically turned off and is turned back on again after returning from stop or wait mode.

19.4.2.5 FMR06 Bit

This is a read-only bit indicating the status of an auto-program operation. The bit is set to 1 when a program error occurs; otherwise, it is cleared to 0. For details, refer to the description in **19.4.5 Full Status Check**.

19.4.2.6 FMR07 Bit

This is a read-only bit indicating the status of an auto-erase operation. The bit is set to 1 when an erase error occurs; otherwise, it is set to 0. Refer to **19.4.5 Full Status Check** for details.

19.4.2.7 FMR11 Bit

Setting this bit to 1 (EW1 mode) places the MCU in EW1 mode.

19.4.2.8 FMR15 Bit

When the FMR02 bit is set to 1 (rewrite enabled) and the FMR15 bit is set to 0 (rewrite enabled), block 0 accepts program and block erase commands.

19.4.2.9 FMR16 Bit

When the FMR02 bit is set to 1 (rewrite enabled) and the FMR16 bit is set to 0 (rewrite enabled), block 1 accepts program and block erase commands.

19.4.2.10 FMR40 Bit

The suspend function is enabled by setting the FMR40 bit to 1 (enable).

19.4.2.11 FMR41 Bit

In EW0 mode, the MCU enters erase-suspend mode when the FMR41 bit is set to 1 by a program. The FMR41 bit is automatically set to 1 (request erase-suspend) when an interrupt request of an enabled interrupt is generated in EW1 mode, and then the MCU enters erase-suspend mode.

Set the FMR41 bit to 0 (erase restarts) when the auto-erase operation restarts.

19.4.2.12 FMR42 Bit

In EW0 mode, the MCU enters program-suspend mode when the FMR42 bit is set to 1 by a program. The FMR42 bit is automatically set to 1 (request program-suspend) when an interrupt request of an enabled interrupt is generated in EW1 mode, and then the MCU enters program-suspend mode. Set the FMR42 bit to 0 (program restart) when the auto-program operation restarts.

19.4.2.13 FMR43 Bit

When the auto-erase operation starts, the FMR43 bit is set to 1 (erase execution in progress). The FMR43 bit remains set to 1 (erase execution in progress) during erase-suspend operation. When the auto-erase operation ends, the FMR43 bit is set to 0 (erase not executed).

19.4.2.14 FMR44 Bit

When the auto-program operation starts, the FMR44 bit is set to 1 (program execution in progress). The FMR44 bit remains set to 1 (program execution in progress) during program-suspend operation. When the auto-program operation ends, the FMR44 bit is set to 0 (program not executed).

19.4.2.15 FMR46 Bit

The FMR46 bit is set to 0 (reading disabled) during auto-program or auto-erase execution and set to 1 (reading enabled) in suspend mode. Do not access the flash memory while this bit is set to 0.

19.4.2.16 FMR47 Bit

Power consumption when reading the flash memory can be reduced by setting the FMR47 bit to 1 (enabled) in low-speed clock mode (XIN clock stops) and low-speed on-chip oscillator mode (XIN clock stops).

Flash Mem	ory Cont	trol Registe	r 0		
b7 b6 b5 b4 b3	3 b2 b1 b0	Symbol FMR0 Bit Symbol	Address 01B7h Bit Name	After Reset 00000001b Function	RW
		FMR00	RY/BY status flag	0 : Busy (w riting or erasing in progress) 1 : Ready	RO
		FMR01	CPU rew rite mode select bit ⁽¹⁾	0 : CPU rew rite mode disabled 1 : CPU rew rite mode enabled	RW
		FMR02	Block 0, 1 rew rite enable bit ^(2, 6)	0 : Disables rew rite 1 : Enables rew rite	RW
		FMSTP	Flash memory stop bit ^(3, 5)	0 : Enables flash memory operation 1 : Stops flash memory (enters low -pow er consumption state and flash memory is reset)	RW
		 (b5-b4)	Reserved bits	Set to 0.	RW
		FMR06	Program status flag ⁽⁴⁾	0 : Completed successfully 1 : Terminated by error	RO
		FMR07	Erase status flag ⁽⁴⁾	0 : Completed successfully 1 : Terminated by error	RO

NOTES:

1. To set this bit to 1, set it to 1 immediately after setting it first to 0. Do not generate an interrupt betw een setting the bit to 0 and setting it to 1. Enter read array mode and set this bit to 0.

- 2. Set this bit to 1 immediately after setting it first to 0 w hile the FMR01 bit is set to 1. Do not generate an interrupt betw een setting the bit to 0 and setting it to 1.
- 3. Set this bit by a program transferred to the RAM.
- 4. This bit is set to 0 by executing the clear status command.

5. This bit is enabled when the FMR01 bit is set to 1 (CPU rew rite mode enabled). When the FMR01 bit is set to 0, writing 1 to the FMSTP bit causes the FMSTP bit to be set to 1. The flash memory does not enter low -pow er consumption state nor is it reset.

6. When setting the FMR01 bit to 0 (CPU rew rite mode disabled), the FMR02 bit is set to 0 (disables rew rite).

Figure 19.5 FMR0 Register

b7 b6 1	b5 b4 b3 b2 b1 b0 0 0 0	Symbol FMR1	Address 01B5h	After Reset 1000000Xb	
		Bit Symbol	Bit Name	Function	RW
		(b0)	Reserved bit	When read, the content is undefined.	RO
	∟	- FMR11	EW1 mode select bit ^(1, 2)	0 : EW0 mode 1 : EW1 mode	RW
		 (b4-b2)	Reserved bits	Set to 0.	RW
		FMR15	Block 0 rew rite disable bit ^(2,3)	0 : Enables rew rite 1 : Disables rew rite	RW
L		FMR16	Block 1 rew rite disable bit ^(2,3)	0 : Enables rew rite 1 : Disables rew rite	RW
		(b7)	Reserved bit	Set to 1.	RW

2. This bit is set to 0 by setting the FMR01 bit to 0 (CPU rew rite mode disabled).

 When the FMR01 bit is set to 1 (CPU rew rite mode enabled), bits FMR15 and FMR16 can be w ritten to. To set this bit to 0, set it to 0 immediately after setting it first to 1. To set this bit to 1, set it to 1.

Figure 19.6 FMR1 Register

7 b6 b5 b	o4 b3	b2 b1 b0				
0			Symbol	Address	After Reset	
		ТТТ	FMR4	01B3h	0100000b	
			Bit Symbol	Bit Name	Function	RW
			FMR40	Erase-suspend function enable bit ⁽¹⁾	0 : Disable 1 : Enable	RW
			FMR41	Erase-suspend request bit ⁽²⁾	0 : Erase restart 1 : Erase-suspend request	RW
			FMR42	Program-suspend request bit ⁽³⁾	0 : Program restart 1 : Program-suspend request	RW
			FMR43	Erase command flag	0 : Erase not executed 1 : Erase execution in progress	RC
			FMR44	Program command flag	0 : Program not executed 1 : Program execution in progress	RO
		(b5)	Reserved bit	Set to 0.	RC	
			FMR46	Read status flag	0 : Disables reading 1 : Enables reading	RO
			FMR47	Low -pow er consumption read mode enable bit ^(1, 4, 5)	0 : Disable 1 : Enable	RW

1. To set this bit to 1, set it to 1 immediately after setting it first to 0. Do not generate an interrupt betw een setting the bit to 0 and setting it to 1.

This bit is enabled when the FMR40 bit is set to 1 (enable) and it can be written to during the period between issuing an erase command and completing the erase. (This bit is set to 0 during periods other than the above.) In EW0 mode, it can be set to 0 or 1 by a program. In EW1 mode, it is automatically set to 1 if a maskable interrupt is generated during an erase

operation w hile the FMR40 bit is set to 1. Do not set this bit to 1 by a program (0 can be w ritten).


- 3. The FMR42 bit is enabled only when the FMR40 bit is set to 1 (enable) and programming to the FMR42 bit is enabled until auto-programming ends after a program command is generated. (This bit is set to 0 during periods other than the above.)
 - In EW0 mode, 0 or 1 can be programmed to the FMR42 bit by a program.

In EW1 mode, the FMR42 bit is automatically set to 1 by generating a maskable interrupt during auto-programming when the FMR40 bit is set to 1. 1 cannot be written to the FMR42 bit by a program.

- 4. In high-speed clock mode and high-speed on-chip oscillator mode, set the FMR47 bit to 0 (disabled).
- 5. Set the FMR01 bit in the FMR0 register to 0 (CPU rew rite mode disabled) in low -pow er-consumption read mode.

Figure 19.7 FMR4 Register

Figure 19.8 shows the Timing of Suspend Operation.






Figure 19.9 shows the How to Set and Exit EW0 Mode. Figure 19.10 shows the How to Set and Exit EW1 Mode.






Figure 19.9 How to Set and Exit EW0 Mode





Low-Speed On-Chip Oscillator Mode (XIN Clock Stops) and Low-Speed Clock Mode (XIN Clock Stops)

19.4.3 Software Commands

The software commands are described below. Read or write commands and data in 8-bit units.

	First Bus Cycle			Second Bus Cycle		
Command	Mode	Address	Data (D7 to D0)	Mode	Address	Data (D7 to D0)
Read array	Write	×	FFh			
Read status register	Write	×	70h	Read	×	SRD
Clear status register	Write	×	50h			
Program	Write	WA	40h	Write	WA	WD
Block erase	Write	×	20h	Write	BA	D0h

Table 19.4 Software Commands

SRD: Status register data (D7 to D0)

WA: Write address (Ensure the address specified in the first bus cycle is the same address as the write address specified in the second bus cycle.)

WD: Write data (8 bits)

BA: Given block address

x: Any specified address in the user ROM area

19.4.3.1 Read Array Command

The read array command reads the flash memory.

The MCU enters read array mode when FFh is written in the first bus cycle. When the read address is entered in the following bus cycles, the content of the specified address can be read in 8-bit units.

Since the MCU remains in read array mode until another command is written, the contents of multiple addresses can be read continuously.

In addition, the MCU enters read array mode after a reset.

19.4.3.2 Read Status Register Command

The read status register command is used to read the status register.

When 70h is written in the first bus cycle, the status register can be read in the second bus cycle (refer to **19.4.4 Status Registers**). When reading the status register, specify an address in the user ROM area.

Do not execute this command in EW1 mode.

The MCU remains in read status register mode until the next read array command is written.

19.4.3.3 Clear Status Register Command

The clear status register command sets the status register to 0.

When 50h is written in the first bus cycle, bits FMR06 to FMR07 in the FMR0 register and SR4 to SR5 in the status register are set to 0.

19.4.3.4 Program Command

The program command writes data to the flash memory in 1-byte units.

By writing 40h in the first bus cycle and data in the second bus cycle to the write address, an auto-program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same address as the write address specified in the second bus cycle.

The FMR00 bit in the FMR0 register can be used to determine whether auto-programming has completed. When suspend function disabled, the FMR00 bit is set to 0 during auto-programming and set to 1 when auto-programming completes.

When suspend function enabled, the FMR44 bit is set to 1 during auto-programming and set to 0 when autoprogramming completes.

The FMR06 bit in the FMR0 register can be used to determine the result of auto-programming after it has been finished (refer to **19.4.5 Full Status Check**).

Do not write additions to the already programmed addresses.

When the FMR02 bit in the FMR0 register is set to 0 (rewriting disabled) or the FMR02 bit is set to 1 (rewriting enabled) and the FMR15 bit in the FMR1 register is set to 1 (rewriting disabled), program commands targeting block 0 are not acknowledged. When the FMR16 bit is set to 1 (rewriting disabled), program commands targeting block 1 are not acknowledged.

Figure 19.12 shows the Program Command (When Suspend Function Disabled). Figure 19.13 shows the Program Command (When Suspend Function Enabled).

In EW1 mode, do not execute this command for any address which a rewrite control program is allocated.

In EW0 mode, the MCU enters read status register mode at the same time auto-programming starts and the status register can be read. The status register bit 7 (SR7) is set to 0 at the same time auto-programming starts and set back to 1 when auto-programming completes. In this case, the MCU remains in read status register mode until the next read array command is written. The status register can be read to determine the result of auto-programming after auto-programming has completed.





Figure 19.12 Program Command (When Suspend Function Disabled)

R8C/26 Group, R8C/27 Group



19.4.3.5 Block Erase

When 20h is written in the first bus cycle and D0h is written to a given address of a block in the second bus cycle, an auto-erase operation (erase and verify) of the specified block starts.

The FMR00 bit in the FMR0 register can determine whether auto-erasure has completed.

The FMR00 bit is set to 0 during auto-erasure and set to 1 when auto-erasure completes.

The FMR07 bit in the FMR0 register can be used to determine the result of auto-erasure after auto-erasure has completed (refer to **19.4.5 Full Status Check**).

When the FMR02 bit in the FMR0 register is set to 0 (rewriting disabled) or the FMR02 bit is set to 1 (rewriting enabled) and the FMR15 bit in the FMR1 register is set to 1 (rewriting disabled), the block erase commands targeting block 0 are not acknowledged. When the FMR16 bit is set to 1 (rewriting disabled), the block erase commands targeting block 1 are not acknowledged.

Do not use the block erase command during program-suspend.

Figure 19.14 shows the Block Erase Command (When Erase-Suspend Function Disabled). Figure 19.15 shows the Block Erase Command (When Erase-Suspend Function Enabled).

In EW1 mode, do not execute this command for any address to which a rewrite control program is allocated.

In EW0 mode, the MCU enters read status register mode at the same time auto-erasure starts and the status register can be read. The status register bit 7 (SR7) is set to 0 at the same time auto-erasure starts and set back to 1 when auto-erasure completes. In this case, the MCU remains in read status register mode until the next read array command is written.





Figure 19.14 Block Erase Command (When Erase-Suspend Function Disabled)

R8C/26 Group, R8C/27 Group



19.4.4 Status Registers

The status register indicates the operating status of the flash memory and whether an erase or program operation has completed normally or in error. Status of the status register can be read by bits FMR00, FMR06, and FMR07 in the FMR0 register.

Table 19.5 lists the Status Register Bits.

In EW0 mode, the status register can be read in the following cases:

- When a given address in the user ROM area is read after writing the read status register command
- When a given address in the user ROM area is read after executing the program or block erase command but before executing the read array command.

19.4.4.1 Sequencer Status (SR7 and FMR00 Bits)

The sequencer status bits indicate the operating status of the flash memory. SR7 is set to 0 (busy) during autoprogramming and auto-erasure, and is set to 1 (ready) at the same time the operation completes.

19.4.4.2 Erase Status (SR5 and FMR07 Bits)

Refer to 19.4.5 Full Status Check.

19.4.4.3 Program Status (SR4 and FMR06 Bits)

Refer to 19.4.5 Full Status Check.

Status Degister Dite

Table	19.5	Status	Register	DItS	

Table 10 F

Status Register Bit	FMR0 Register	Status Name	Description		Value after
Status Register Dit	Bit	Status Name	0	1	Reset
SR0 (D0)	-	Reserved	-	-	-
SR1 (D1)	-	Reserved	-	-	-
SR2 (D2)	-	Reserved	-	-	-
SR3 (D3)	-	Reserved	-	-	-
SR4 (D4)	FMR06	Program status	Completed normally	Error	0
SR5 (D5)	FMR07	Erase status	Completed normally	Error	0
SR6 (D6)	-	Reserved	-	-	-
SR7 (D7)	FMR00	Sequencer status	Busy	Ready	1

D0 to D7: Indicate the data bus which is read when the read status register command is executed. Bits FMR07 (SR5) to FMR06 (SR4) are set to 0 by executing the clear status register command. When the FMR07 bit (SR5) or FMR06 bit (SR4) is set to 1, the program and block erase commands cannot be accepted.

19.4.5 Full Status Check

When an error occurs, bits FMR06 to FMR07 in the FMR0 register are set to 1, indicating the occurrence of an error. Therefore, checking these status bits (full status check) can be used to determine the execution result. Table 19.6 lists the Errors and FMR0 Register Status. Figure 19.16 shows the Full Status Check and Handling Procedure for Individual Errors.

FMR0 Register (Status Register) Status	Error	Error Occurrence Condition
FMR07 (SR5) FMR06 (SR		
	Command sequence error	 When a command is not written correctly When invalid data other than that which can be written in the second bus cycle of the block erase command is written (i.e., other than D0h or FFh)⁽¹⁾ When the program command or block erase command is executed while rewriting is disabled by the FMR02 bit in the FMR0 register, or the FMR15 or FMR16 bit in the FMR1 register. When an address not allocated in flash memory is input during erase command input When attempting to erase the block for which rewriting is disabled during erase command input. When an address not allocated in flash memory is input during write command input. When attempting to write to a block for which rewriting is disabled during the write command input.
1 0	Erase error	• When the block erase command is executed but auto- erasure does not complete correctly
0 1	Program error	• When the program command is executed but not auto- programming does not complete.

Table 19.6 Errors and FMR0 Register Status

NOTE:

1. The MCU enters read array mode when FFh is written in the second bus cycle of these commands. At the same time, the command code written in the first bus cycle is disabled.




Figure 19.16 Full Status Check and Handling Procedure for Individual Errors

19.5 Standard Serial I/O Mode

In standard serial I/O mode, the user ROM area can be rewritten while the MCU is mounted on-board by using a serial programmer which is suitable for the MCU.

There are three types of Standard serial I/O modes:

- Standard serial I/O mode 1Clock synchronous serial I/O used to connect with a serial programmer
- Standard serial I/O mode 2Clock asynchronous serial I/O used to connect with a serial programmer
- Standard serial I/O mode 3Special clock asynchronous serial I/O used to connect with a serial programmer

This MCU uses Standard serial I/O mode 2 and Standard serial I/O mode 3.

Refer to **Appendix 2. Connection Examples between Serial Writer and On-Chip Debugging Emulator**. Contact the manufacturer of your serial programmer for details. Refer to the user's manual of your serial programmer for instructions on how to use it.

Table 19.7 lists the Pin Functions (Flash Memory Standard Serial I/O Mode 2), Table 19.8 lists the Pin Functions (Flash Memory Standard Serial I/O Mode 3), and Figure 19.17 shows the Pin Connections for Standard Serial I/O Mode 3.

After processing the pins shown in Table 19.8 and rewriting the flash memory using the programmer, apply "H" to the MODE pin and reset the hardware to run a program in the flash memory in single-chip mode.

19.5.1 ID Code Check Function

The ID code check function determines whether the ID codes sent from the serial programmer and those written in the flash memory match (refer to **19.3 Functions to Prevent Rewriting of Flash Memory**).

Pin	Name	I/O	Description
VCC,VSS	Power input		Apply the voltage guaranteed for programming and
			erasure to the VCC pin and 0 V to the VSS pin.
RESET	Reset input	Ι	Reset input pin.
P4_6/XIN/XCIN	P4_6 input/clock input	I	Connect a ceramic resonator or crystal oscillator
P4_7/XOUT/XCOUT	P4_7 input/clock output	I/O	between the XIN/XCIN and XOUT/XCOUT pins.
P0_0 to P0_7	Input port P0	I	Input "H" or "L" level signal or leave the pin open.
P1_0 to P1_7	Input port P1	Ι	
P3_0, P3_1, P3_3 to	Input port P3	Ι	
P3_6			
P4_2/VREF	Input port P4	I	
P5_3, P5_4	Input port P5	Ι	
MODE	MODE	I/O	Input "L".
P3_7	TXD output	0	Serial data output pin.
P4_5	RXD input	Ι	Serial data input pin.

 Table 19.7
 Pin Functions (Flash Memory Standard Serial I/O Mode 2)

Pin	Name	I/O	Description
VCC,VSS	Power input		Apply the voltage guaranteed for programming and
			erasure to the VCC pin and 0 V to the VSS pin.
RESET	Reset input	Ι	Reset input pin.
P4_6/XIN/XCIN	P4_6 input/clock input	I	Connect a ceramic resonator or crystal oscillator
			between the XIN/XCIN and XOUT/XCOUT pins
P4_7/XOUT/XCOUT	P4_7 input/clock output	I/O	when connecting external oscillator. Apply "H" and
			"L" or leave the pin open when using as input port.
P0_0 to P0_7	Input port P0	I	Input "H" or "L" level signal or leave the pin open.
P1_0 to P1_7	Input port P1	I	
P3_0, P3_1, P3_3 to	Input port P3	Ι	
P3_7			
P4_2/VREF, P4_5	Input port P4	Ι	
P5_3, P5_4	Input port P5	I	
MODE	MODE	I/O	Serial data I/O pin. Connect to the flash
			programmer.

Table 19.8 Pi	in Functions (I	Flash Memory	Standard Serial I/O Mode 3)
---------------	-----------------	--------------	-----------------------------




Figure 19.17 Pin Connections for Standard Serial I/O Mode 3

19.5.1.1 Example of Circuit Application in the Standard Serial I/O Mode

Figure 19.18 shows an Example of Pin Processing in Standard Serial I/O Mode 2, Figure 19.19 shows an Example of Pin Processing in Standard Serial I/O Mode 3. Since the controlled pins vary depending on the programmer, refer to the manual of your serial programmer for details.




Figure 19.18 Example of Pin Processing in Standard Serial I/O Mode 2




Figure 19.19 Example of Pin Processing in Standard Serial I/O Mode 3

19.6 Parallel I/O Mode

Parallel I/O mode is used to input and output software commands, addresses and data necessary to control (read, program, and erase) the on-chip flash memory. Use a parallel programmer which supports this MCU. Contact the manufacturer of the parallel programmer for more information, and refer to the user's manual of the parallel programmer for details on how to use it.

ROM areas shown in Figures 19.1 and 19.2 can be rewritten in parallel I/O mode.

19.6.1 ROM Code Protect Function

The ROM code protect function disables the reading and rewriting of the flash memory. (Refer to **19.3 Functions to Prevent Rewriting of Flash Memory**.)

19.7 Notes on Flash Memory

19.7.1 CPU Rewrite Mode

19.7.1.1 Operating Speed

Before entering CPU rewrite mode (EW0 mode), select 5 MHz or below for the CPU clock using the CM06 bit in the CM0 register and bits CM16 to CM17 in the CM1 register. This does not apply to EW1 mode.

19.7.1.2 Prohibited Instructions

The following instructions cannot be used in EW0 mode because they reference internal data in flash memory: UND, INTO, and BRK.

19.7.1.3 Interrupts

Table 19.9 lists the EW0 Mode Interrupts and Table 19.10 lists the EW1 Mode Interrupt.

Mode	Status	When Maskable Interrupt Request is Acknowledged	When Watchdog Timer, Oscillation Stop Detection, Voltage Monitor 1, or Voltage Monitor 2 Interrupt Request is Acknowledged
EWO	During auto-erasure Auto-programming	Any interrupt can be used by allocating a vector in RAM	Once an interrupt request is acknowledged, the auto-programming or auto-erasure is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts after the fixed period and the flash memory restarts. Since the block during auto- erasure or the address during auto- programming is forcibly stopped, the normal value may not be read. Execute auto-erasure again and ensure it completes normally. Since the watchdog timer does not stop during the command operation, interrupt requests may be generated. Reset the watchdog timer regularly.

Table 19.9 EW0 Mode Interrupts

NOTES:

1. Do not use the address match interrupt while a command is being executed because the vector of the address match interrupt is allocated in ROM.

2. Do not use a non-maskable interrupt while block 0 is being automatically erased because the fixed vector is allocated in block 0.

Table 19.10	EW1 Mode Interrupt
-------------	--------------------

Mode	Status	When Maskable Interrupt Request is Acknowledged	When Watchdog Timer, Oscillation Stop Detection, Voltage Monitor 1, or Voltage Monitor 2 Interrupt Request is Acknowledged
EW1	During auto-erasure (erase-suspend function enabled)	Auto-erasure is suspended after td(SR-SUS) and interrupt handling is executed. Auto- erasure can be restarted by setting the FMR41 bit in the FMR4 register to 0 (erase restart) after interrupt handling completes.	Once an interrupt request is acknowledged, auto-programming or auto-erasure is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts after the fixed period and the flash memory restarts. Since the block during auto- erasure or the address during auto-
	During auto-erasure (erase-suspend function disabled)	Auto-erasure has priority and the interrupt request acknowledgement is put on standby. Interrupt handling is executed after auto-erasure completes.	programming is forcibly stopped, the normal value may not be read. Execute auto-erasure again and ensure it completes normally. Since the watchdog timer does not stop during the command operation,
	During auto- programming (program suspend function enabled)	Auto-programming is suspended after td(SR-SUS) and interrupt handling is executed. Auto-programming can be restarted by setting the FMR42 bit in the FMR4 register to 0 (program restart) after interrupt handling completes.	interrupt requests may be generated. Reset the watchdog timer regularly using the erase-suspend function.
	During auto- programming (program suspend function disabled)	Auto-programming has priority and the interrupt request acknowledgement is put on standby. Interrupt handling is executed after auto-programming completes.	

- 1. Do not use the address match interrupt while a command is executing because the vector of the address match interrupt is allocated in ROM.
- 2. Do not use a non-maskable interrupt while block 0 is being automatically erased because the fixed vector is allocated in block 0.

19.7.1.4 How to Access

Write 0 before writing 1 when setting the FMR01, FMR02, or FMR11 bit to 1. Do not generate an interrupt between writing 0 and 1.

19.7.1.5 Rewriting User ROM Area

In EW0 Mode, if the supply voltage drops while rewriting any block in which a rewrite control program is stored, it may not be possible to rewrite the flash memory because the rewrite control program cannot be rewritten correctly. In this case, use standard serial I/O mode.

19.7.1.6 Program

Do not write additions to the already programmed address.

19.7.1.7 Entering Stop Mode or Wait Mode

Do not enter stop mode or wait mode during erase-suspend.

19.7.1.8 Program and Erase Voltage for Flash Memory

To perform programming and erasure, use VCC = 2.7 to 5.5 V as the supply voltage. Do not perform programming and erasure at less than 2.7 V.

20. Electrical Characteristics

20.1 N, D Version

Table 20.1	Absolute Maximum	Ratings
------------	------------------	---------

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
VI	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 20.2 Recommended Operating Conditions

O make at	-	N	Operativisme		Standard		11.2
Symbol	ŀ	Parameter	Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.2	-	5.5	V
Vss/AVss	Supply voltage			-	0	-	V
Vih	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	_	-160	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		—	-	-80	mA
IOH(peak)	Peak output "H"	Except P1_0 to P1_7		-	-	-10	mA
	current	P1_0 to P1_7		-	-	-40	mA
IOH(avg)	Average output	Except P1_0 to P1_7		-	-	-5	mA
	"H" current	P1_0 to P1_7		-	-	-20	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	-	160	mA
IOL(sum)	Average sum output "L" currents	Sum of all pins IOL(avg)		-	-	80	mA
IOL(peak)	Peak output "L"	Except P1_0 to P1_7		-	-	10	mA
	currents	P1_0 to P1_7		-	_	40	mA
IOL(avg)	Average output	Except P1_0 to P1_7		-	-	5	mA
	"L" current	P1_0 to P1_7		-	_	20	mA
f(XIN)	XIN clock input osc	illation frequency	$3.0~V \leq Vcc \leq 5.5~V$	0	-	20	MHz
			$2.7~\text{V} \leq \text{Vcc} < 3.0~\text{V}$	0	-	10	MHz
			$2.2~V \leq Vcc < 2.7~V$	0	-	5	MHz
f(XCIN)	XCIN clock input of	scillation frequency	$2.2~V \leq Vcc \leq 5.5~V$	0	-	70	kHz
-	System clock	OCD2 = 0	$3.0~V \leq Vcc \leq 5.5~V$	0	-	20	MHz
		XIN clock selected	$2.7~V \leq Vcc < 3.0~V$	0	_	10	MHz
			$2.2~V \leq Vcc < 2.7~V$	0	-	5	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	_	125	-	kHz
			$\begin{array}{l} \mbox{FRA01} = 1 \\ \mbox{High-speed on-chip} \\ \mbox{oscillator clock selected} \\ \mbox{3.0 V} \le Vcc \le 5.5 \ V \end{array}$	-	_	20	MHz
			$\begin{array}{l} \mbox{FRA01} = 1 \\ \mbox{High-speed on-chip} \\ \mbox{oscillator clock selected} \\ \mbox{2.7 V} \le Vcc \le 5.5 \ V \end{array}$	-	_	10	MHz
			$\begin{tabular}{l} FRA01 = 1 \\ High-speed on-chip \\ oscillator clock selected \\ 2.2 V \le Vcc \le 5.5 V \end{tabular}$	_	_	5	MHz

NOTES:

1. Vcc = 2.2 to 5.5 V at Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.

Currente a l		Devenueter	Canditiana		Standard	ł	المناد
Symbol		Parameter	Conditions	Min.	Тур.	Max.	Unit
-	Resolution		Vref = AVCC	-	-	10	Bits
-	Absolute	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±3	LSB
	accuracy	8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±2	LSB
		10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±5	LSB
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±2	LSB
		10-bit mode	ϕ AD = 5 MHz, Vref = AVCC = 2.2 V	-	-	±5	LSB
		8-bit mode	ϕ AD = 5 MHz, Vref = AVCC = 2.2 V	-	-	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	3.3	-	-	μS
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	2.8	-	-	μS
Vref	Reference voltag	e		2.2	-	AVcc	V
Via	Analog input volta	age ⁽²⁾		0	-	AVcc	V
-	A/D operating	Without sample and hold	Vref = AVcc = 2.7 to 5.5 V	0.25	-	10	MHz
	clock frequency	With sample and hold	Vref = AVcc = 2.7 to 5.5 V	1	-	10	MHz
		Without sample and hold	Vref = AVcc = 2.2 to 5.5 V	0.25	-	5	MHz
		With sample and hold	Vref = AVcc = 2.2 to 5.5 V	1	-	5	MHz

Table 20.3	A/D Converter Characteristics

1. AVcc = 2.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.




Figure 20.1 Ports P0, P1, and P3 to P5 Timing Measurement Circuit

Symbol Parameter		Conditions		Linit		
Symbol	Parameter	R8C/27 Group 1,000(3) - - times - 50 400 μs - 0.4 9 s st until - - 97 + CPU clock μs until 650 - - μs art until 0 - - ns	Unit			
-	Program/erase endurance ⁽²⁾	R8C/26 Group	100 ⁽³⁾	-	-	times
		R8C/27 Group	1,000(3)	-	-	times
-	Byte program time		-	50	400	μs
-	Block erase time		-	0.4	9	s
td(SR-SUS)	Time delay from suspend request until suspend		-	-		μS
-	Interval from erase start/restart until following suspend request		650	-	-	μS
-	Interval from program start/restart until following suspend request		0	-	-	ns
-	Time from suspend until program/erase restart		-	-		μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.2	_	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	-	year

	Table 20.4	Flash Memory (Program ROM) Electrical Characteristics
--	------------	---

NOTES: 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.

2. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Symbol	Parameter	Conditions		Stand	dard	Unit
Symbol	Faranieter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance ⁽²⁾		10,000 ⁽³⁾	-	-	times
-	Byte program time (program/erase endurance ≤ 1,000 times)		-	50	400	μS
-	Byte program time (program/erase endurance > 1,000 times)		-	65	-	μS
-	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	9	S
-	Block erase time (program/erase endurance > 1,000 times)		-	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		-	_	97 + CPU clock × 6 cycles	μS
-	Interval from erase start/restart until following suspend request		650	-	-	μS
-	Interval from program start/restart until following suspend request		0	_	_	ns
-	Time from suspend until program/erase restart		-	_	3 + CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.2	-	5.5	V
-	Program, erase temperature		-20 ⁽⁸⁾	-	85	°C
-	Data hold time ⁽⁹⁾	Ambient temperature = 55°C	20	-	-	year

Table 20.5	Flash Memory	(Data flash B	lock A, Block B)	Electrical	Characteristics ⁽⁴⁾
------------	--------------	---------------	------------------	------------	--------------------------------

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

8. -40°C for D version.

9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 20.2 Time delay until Suspend

Table 20.6 Voltage Detection 0 Circuit Electrical Characteristics

Symbol Parameter		Condition		Standard		
Symbol	Falanelei	Condition	Min.	Тур.	Max.	Unit
Vdet0	Voltage detection level		2.2	2.3	2.4	V
-	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	0.9	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		-	-	300	μS
Vccmin	MCU operating voltage minimum value		2.2	-	_	V

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 20.7 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level ⁽⁴⁾		2.70	2.85	3.00	V
-	Voltage monitor 1 interrupt request generation time ⁽²⁾		-	40	-	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 20.8 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
	Parameter	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level			3.6	3.9	V
-	Voltage monitor 2 interrupt request generation time ⁽²⁾		-	40	-	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.


Symbol	Parameter	Condition -		Unit		
			Min.	Тур.	Max.	Onit
Vpor1	Power-on reset valid voltage ⁽⁴⁾		-	-	0.1	V
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	-	Vdet0	V
trth	External power Vcc rise gradient ⁽²⁾		20	-	-	mV/msec

Table 20.9	Power-on Reset Circuit,	Voltage Monitor 0 Reset Electrical Characteristics ⁽³⁾
------------	-------------------------	---

1. The measurement condition is $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.

2. This condition (external power Vcc rise gradient) does not apply if Vcc \ge 1.0 V.

- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if -20°C ≤ Topr ≤ 85°C, maintain tw(por1) for 3,000 s or more if $-40^{\circ}C \le T_{opr} < -20^{\circ}C$.



- 1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (2.2 V or above) during the sampling time.
- 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit for details.
- 3. Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit for details.

Figure 20.3 **Reset Circuit Electrical Characteristics**

Symbol	Parameter	Condition		Standard		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	$\label{eq:VCC} \begin{array}{l} \text{Vcc} = 4.75 \text{ to } 5.25 \text{ V} \\ 0^{\circ}\text{C} \leq \text{Topr} \leq 60^{\circ}\text{C}^{(2)} \end{array}$	39.2	40	40.8	MHz
		$V_{CC} = 3.0 \text{ to } 5.5 \text{ V}$ -20°C $\leq T_{OPT} \leq 85^{\circ}C^{(2)}$	38.8	40	41.2	MHz
		Vcc = 3.0 to 5.5 V -40°C ≤ Topr ≤ 85°C ⁽²⁾	38.4	40	41.6	MHz
		Vcc = 2.7 to 5.5 V -20°C $\leq T_{opr} \leq 85^{\circ}C^{(2)}$	38	40	42	MHz
		$V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$ -40°C $\leq T_{opr} \leq 85^{\circ}C^{(2)}$	37.6	40	42.4	MHz
		$\label{eq:Vcc} \begin{array}{l} Vcc = 2.2 \ to \ 5.5 \ V \\ -20^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(3)} \end{array}$	35.2	40	44.8	MHz
		$\label{eq:Vcc} \begin{array}{l} Vcc = 2.2 \ to \ 5.5 \ V \\ -40^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(3)} \end{array}$	34	40	46	MHz
		$V_{CC} = 5.0 \text{ V} \pm 10\%$ -20°C $\leq T_{OPT} \leq 85^{\circ}C^{(2)}$	38.8	40	40.8	MHz
		$Vcc = 5.0 V \pm 10\%$ -40°C $\leq T_{opr} \leq 85°C^{(2)}$	38.4	40	40.8	MHz
	High-speed on-chip oscillator frequency when	Vcc = 5.0 V, Topr = 25°C	-	36.864	-	MHz
	correction value in FRA7 register is written to FRA1 register ⁽⁴⁾	$\label{eq:Vcc} \begin{array}{l} Vcc = 3.0 \text{ to } 5.5 \text{ V} \\ -20^{\circ}C \leq T_{opr} \leq 85^{\circ}C \end{array}$	-3%	-	3%	%
-	Value in FRA1 register after reset		08h ⁽³⁾	-	F7h ⁽³⁾	-
-	Oscillation frequency adjustment unit of high- speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	-	+0.3	-	MHz
-	Oscillation stability time		-	10	100	μS
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	400	-	μA

Table 20.10	High-speed On-Chip Oscillator Circuit Electrical Characteristics
-------------	--

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. These standard values show when the FRA1 register value after reset is assumed.

3. These standard values show when the corrected value of the FRA6 register is written to the FRA1 register.

4. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 20.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falametei	Condition	Min.	Тур.	Max.	Onit
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
-	Oscillation stability time		-	10	100	μS
-	Self power consumption at oscillation	VCC = 5.0 V , Topr = 25°C	-	15	-	μA

NOTE:

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 20.12 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	:	Unit		
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	-	2000	μS
td(R-S)	STOP exit time ⁽³⁾		-	-	150	μS

NOTES:

1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = 25° C.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.


3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.

Currente e l	Parameter		Conditions		Stand	Unit	
Symbol			Conditions	Min.	Тур.	Max.	
tsucyc	SSCK clock cycle tim	е		4	-	_	tCYC ⁽²⁾
tнı	SSCK clock "H" width			0.4	_	0.6	tsucyc
tlo	SSCK clock "L" width			0.4	-	0.6	tsucyc
trise	SSCK clock rising	Master		-	-	1	tCYC ⁽²⁾
	time	Slave		-	-	1	μS
TFALL	SSCK clock falling time	Master		-	-	1	tCYC ⁽²⁾
		Slave		-	I	1	μS
ts∪	SSO, SSI data input s	setup time		100	-	_	ns
tн	SSO, SSI data input I	nold time		1	-	-	tCYC ⁽²⁾
tlead	SCS setup time	Slave		1tcyc + 50	_	_	ns
tlag	SCS hold time	Slave		1tcyc + 50	_	_	ns
top	SSO, SSI data output	t delay time		-	_	1	tCYC ⁽²⁾
tSA	SSI slave access time	Э	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-	Ì	1.5tcyc + 100	ns
			$2.2 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	_	1.5tcyc + 200	ns
tor	SSI slave out open tir	ne	$2.7~V \leq Vcc \leq 5.5~V$	-	_	1.5tcyc + 100	ns
				-	_	1.5tcyc + 200	ns

Table 20.13 Timing Requirements of Clock Synchronous Serial I/O with Chip Select⁽¹⁾

NOTES:

1. Vcc = 2.2 to 5.5 V, Vss = 0 V at T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified. 2. 1tcvc = 1/f1(s)






Figure 20.5 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)




Figure 20.6 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)

Table 20.14 Timing Requirements of I ² C bus Interface ⁽¹⁾
--

Symbol	Parameter	Condition	St	Standard			
Symbol	Falametei	Condition	Min.	Тур.	Max.		
tscl	SCL input cycle time		12tcyc + 600 ⁽²⁾	-	-	ns	
t SCLH	SCL input "H" width		3tcyc + 300 ⁽²⁾	-	-	ns	
tSCLL	SCL input "L" width		5tcyc + 500 ⁽²⁾	-	-	ns	
tsf	SCL, SDA input fall time		-	_	300	ns	
tSP	SCL, SDA input spike pulse rejection time		-	-	1tcyc ⁽²⁾	ns	
t BUF	SDA input bus-free time		5tCYC ⁽²⁾	-	-	ns	
t STAH	Start condition input hold time		3tcyc ⁽²⁾	-	-	ns	
t STAS	Retransmit start condition input setup time		3tCYC ⁽²⁾	-	-	ns	
t STOP	Stop condition input setup time		3tCYC ⁽²⁾	_	-	ns	
tSDAS	Data input setup time		1tcyc + 20 ⁽²⁾	-	-	ns	
t SDAH	Data input hold time		0	-	-	ns	

1. Vcc = 2.2 to 5.5 V, Vss = 0 V and $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.

2. 1tcyc = 1/f1(s)




Figure 20.7 I/O Timing of I²C bus Interface

Symbol	Parameter		Condition		Standard			Unit	
Symbol	Fdi	ameter	Condition		Min.	Тур.	Max.	Unit	
Vон	Output "H" voltage	Except P1_0 to P1_7,	Iон = -5 mA		Vcc - 2.0	I	Vcc	V	
		XOUT	Іон = -200 μА		Vcc - 0.5	-	Vcc	V	
		P1_0 to P1_7	Drive capacity HIGH	Iон = -20 mA	Vcc - 2.0	-	Vcc	V	
			Drive capacity LOW	Іон = -5 mA	Vcc - 2.0	-	Vcc	V	
		XOUT	Drive capacity HIGH	Iон = -1 mA	Vcc - 2.0	1	Vcc	V	
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	I	Vcc	V	
Vol	Output "L" voltage	Except P1_0 to P1_7,	IOL = 5 mA	•	-	I	2.0	V	
		XOUT	Ιοι = 200 μΑ		-	I	0.45	V	
		P1_0 to P1_7	Drive capacity HIGH	IoL = 20 mA	-	I	2.0	V	
			Drive capacity LOW	lo∟ = 5 mA	-	-	2.0	V	
		XOUT	Drive capacity HIGH	lo∟ = 1 mA	-	-	2.0	V	
			Drive capacity LOW	Iol = 500 μA	-	I	2.0	V	
Vt+-Vt-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.5	-	V	
		RESET			0.1	1.0	-	V	
Ін	Input "H" current		VI = 5 V, Vcc = 5 V		_	_	5.0	μA	
lı∟	Input "L" current		VI = 0 V, Vcc = 5 V		_	_	-5.0	μA	
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 5 V		30	50	167	kΩ	
RfXIN	Feedback resistance	XIN			-	1.0	-	MΩ	
Rfxcin	Feedback resistance	XCIN			-	18	-	MΩ	
Vram	RAM hold voltage		During stop mode		1.8	_	- 1	V	

Table 20.15	Electrical	Characteristics	(1)	[Vcc = 5 V]
-------------	------------	-----------------	-----	-------------

1. Vcc = 4.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 20.16Electrical Characteristics (2) [Vcc = 5 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit	
				Min.	Тур.	Max.	Unit
lcc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	10	17	mA
	other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	9	15	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	5	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	-	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	-	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	10	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	-	mA
		XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5.5	10	mA	
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	_	mA
o o n L	Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μA	
	Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	130	300	μA	
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	30	_	μA	

Table 20.17Electrical Characteristics (3) [Vcc = 5 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	meter Condition	Standard			Unit	
Symbol			Min.	Тур.	Max.	Onit	
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	75	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	60	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	4.0	-	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	2.2	-	μA
		Stop mode	XIN clock off, T _{opr} = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.8	3.0	μA
			XIN clock off, $T_{opr} = 85^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.2	_	μA

Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 20.18 XIN Input, XCIN Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(XIN)	XIN input cycle time	50	-	ns	
twh(xin)	XIN input "H" width	25	-	ns	
twl(XIN)	XIN input "L" width	25	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μs	
tWH(XCIN)	XCIN input "H" width	7	-	μs	
twl(xcin)	XCIN input "L" width	7	-	μS	




Figure 20.8 XIN Input and XCIN Input Timing Diagram when Vcc = 5 V

Table 20.19 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	-	ns	
twh(traio)	TRAIO input "H" width	40	-	ns	
twl(traio)	TRAIO input "L" width	40	-	ns	




Figure 20.9 TRAIO Input Timing Diagram when Vcc = 5 V

Table 20.20Serial Interface

Symbol	Parameter		Standard		
			Max.	Unit	
tc(CK)	CLKi input cycle time	200	-	ns	
tW(CKH)	CLKi input "H" width	100	-	ns	
tW(CKL)	CLKi input "L" width	100	-	ns	
td(C-Q)	TXDi output delay time	-	50	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	50	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1




Figure 20.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 20.21 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter		Standard		
			Max.	Unit	
tw(INH)	INTi input "H" width	250(1)	-	ns	
tw(INL)	INTi input "L" width	250 ⁽²⁾	_	ns	

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 20.11 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

Symbol	Parameter		Condition		Standard			Unit
Symbol	Falanetei		Condition		Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except P1_0 to P1_7, XOUT	Iон = -1 mA		Vcc - 0.5	-	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Іон = -5 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Іон = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity LOW	Іон = -50 μА	Vcc - 0.5	_	Vcc	V
Vo∟ Output "L" voltage	Output "L" voltage	Except P1_0 to P1_7, XOUT	IoL = 1 mA	·	-	-	0.5	V
		P1_0 to P1_7	Drive capacity HIGH	IOL = 5 mA	-	-	0.5	V
			Drive capacity LOW	IOL = 1 mA	-	_	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	-	_	0.5	V
			Drive capacity LOW	IOL = 50 μA	-	_	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.3	_	V
		RESET			0.1	0.4	-	V
Ін	Input "H" current		VI = 3 V, Vcc = 3	V	_	-	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 3	V	-	-	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 3	V	66	160	500	kΩ
RfXIN	Feedback resistance	XIN			—	3.0	_	MΩ
Rfxcin	Feedback resistance	XCIN			-	18	-	MΩ
Vram	RAM hold voltage		During stop mode	Э	1.8	-	-	V

Table 20.22	Electrical Characteristics (3) [Vcc = 3 V]

1. Vcc = 2.7 to 3.3 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

Table 20.23Electrical Characteristics (4) [Vcc = 3 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol Parameter		Condition		Standard			Unit
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
lcc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6	_	mA
	other pins are Vss XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	-	mA		
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5	9	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	130	300	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	30	_	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	70	μA
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	55	μA	
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.8	_	μA	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	2.0	-	μA
	Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.7	3.0	μA	
			XIN clock off, $T_{opr} = 85^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1		μA

Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

Table 20.24 XIN Input, XCIN Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(XIN)	XIN input cycle time	100	-	ns	
twh(xin)	XIN input "H" width	40	-	ns	
twl(XIN)	XIN input "L" width	40	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μs	
twh(xcin)	XCIN input "H" width	7	-	μs	
twl(xcin)	XCIN input "L" width	7	-	μs	




Figure 20.12 XIN Input and XCIN Input Timing Diagram when Vcc = 3 V

Table 20.25 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	-	ns	
twh(traio)	TRAIO input "H" width	120	-	ns	
twl(traio)	TRAIO input "L" width	120	-	ns	




Figure 20.13 TRAIO Input Timing Diagram when Vcc = 3 V

Symbol	Parameter	Sta	Standard	
		Min.	Max.	Unit
tc(CK)	CLKi input cycle time	300	-	ns
tW(CKH)	CLKi input "H" width	150	-	ns
tW(CKL)	CLKi Input "L" width	150	-	ns
td(C-Q)	TXDi output delay time	-	80	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	70	-	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 or 1






Table 20.27 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tw(INH)	INTi input "H" width	380(1)	-	ns
tw(INL)	INTi input "L" width	380(2)	1	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.




Figure 20.15 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

Symbol	Parameter		Condition		S	tandard		Unit
Symbol					Min.	Тур.	Max.	
Vон	Output "H" voltage	Except P1_0 to P1_7, XOUT	Іон = -1 mA		Vcc - 0.5	-	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Іон = -2 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Iон = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Іон = -50 μА	Vcc - 0.5	-	Vcc	V
VoL Output "L	Output "L" voltage	Except P1_0 to P1_7, XOUT	lo∟ = 1 mA	·	-	-	0.5	V
		P1_0 to P1_7	Drive capacity HIGH	IOL = 2 mA	-	-	0.5	V
			Drive capacity LOW	IoL = 1 mA	-	-	0.5	V
		XOUT	Drive capacity HIGH	IoL = 0.1 mA	-	-	0.5	V
			Drive capacity LOW	IoL = 50 μA	-	-	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.05	0.3	_	V
		RESET			0.05	0.15	-	V
Ін	Input "H" current	1	VI = 2.2 V		-	-	4.0	μA
lı∟	Input "L" current		VI = 0 V		-	_	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V		100	200	600	kΩ
RfXIN	Feedback resistance	XIN			-	5	-	MΩ
Rfxcin	Feedback resistance	XCIN			-	35	-	MΩ
Vram	RAM hold voltage		During stop mod	e	1.8	-	-	V

1. Vcc = 2.2 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

Table 20.29Electrical Characteristics (6) [Vcc = 2.2 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Parameter Condition	Standard			Unit	
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.2 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.5	_	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	3.5	-	mA
		mode XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	-	mA	
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	100	230	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	100	230	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	25	-	μΑ
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	22	60	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	20	55	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.0	-	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	1.8	_	μΑ
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.7	3.0	μA
			XIN clock off, $T_{opr} = 85^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1	_	μΑ

Timing requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C) [Vcc = 2.2 V]

Table 20.30 XIN Input, XCIN Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tc(XIN)	XIN input cycle time	200	-	ns
twh(xin)	XIN input "H" width	90	-	ns
twl(XIN)	XIN input "L" width	90	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μs
tWH(XCIN)	XCIN input "H" width	7	-	μs
tWL(XCIN)	XCIN input "L" width	7	-	μS




Figure 20.16 XIN Input and XCIN Input Timing Diagram when Vcc = 2.2 V

Table 20.31 TRAIO Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Onit
tc(TRAIO)	TRAIO input cycle time	500	-	ns
twh(traio)	TRAIO input "H" width	200	-	ns
twl(traio)	TRAIO input "L" width	200	-	ns




Figure 20.17 TRAIO Input Timing Diagram when Vcc = 2.2 V

Symbol	Parameter	Sta	Standard	
		Min.	Max.	Unit
tc(CK)	CLKi input cycle time	800	-	ns
tW(CKH)	CLKi input "H" width	400	-	ns
tW(CKL)	CLKi input "L" width	400	-	ns
td(C-Q)	TXDi output delay time	-	200	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	150	-	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 or 1






Table 20.33 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Onit
tw(INH)	INTi input "H" width	1000(1)	-	ns
tw(INL)	INTi input "L" width	1000 ⁽²⁾	-	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 20.19 External Interrupt INTi Input Timing Diagram when Vcc = 2.2 V

20.2 J, K Version

Table 20.34	Absolute	Maximum	Ratings
-------------	----------	---------	---------

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
VI	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	-40 °C \leq Topr \leq 85 °C	300	mW
		85 °C \leq Topr \leq 125 °C	125	mW
Topr	Operating ambient temperature		-40 to 85 (J version) / -40 to 125 (K version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 20.35 Recommended Operating Conditions

Currents and	Der		Conditions		Standard		Unit
Symbol	Para	irameter Conditions –		Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.7	-	5.5	V
Vss/AVss	Supply voltage			-	0	-	V
Vih	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	-	-60	mA
IOH(peak)	Peak output "H" current			-	-	-10	mA
IOH(avg)	Average output "H" current			-	-	-5	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	-	60	mA
IOL(peak)	Peak output "L" currents			-	-	10	mA
IOL(avg)	Average output "L" current			-	-	5	mA
f(XIN)	XIN clock input os	cillation frequency	$3.0 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$ (other than K version)	0	-	20	MHz
			$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ (K version)	0	-	16	MHz
			$2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$	0	-	10	MHz
_	System clock	OCD2 = 0 XIN clock selected	3.0 V \leq Vcc \leq 5.5 V (other than K version)	0	-	20	MHz
			$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ (K version)	0	-	16	MHz
			$2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$	0	-	10	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	-	125	-	kHz
			FRA01 = 1 High-speed on-chip oscillator clock selected (other than K version)	-	-	20	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected	-	-	10	MHz

NOTES:

1. Vcc = 2.7 to 5.5 V at $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.

Symbol	Parameter	Conditions	Standard			Unit	
Symbol	1	arameter	Conditions	Min.	Тур.	Max.	Unit
-	Resolution		Vref = AVCC	-	-	10	Bits
-	Absolute	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±3	LSB
	accuracy	8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±2	LSB
		10-bit mode	ϕ AD = 10 MHz, Vref = AVcc = 3.3 V	-	-	±5	LSB
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	_	±2	LSB
Rladder	Resistor ladder	•	Vref = AVCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	3.3	-	-	μS
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	2.8	_	-	μS
Vref	Reference voltag	e		2.7	_	AVcc	V
Via	Analog input volta	age ⁽²⁾		0	-	AVcc	V
-	A/D operating	Without sample and hold		0.25	_	10	MHz
clock frequency	With sample and hold		1	_	10	MHz	

Table 20.36 A/D Converter Characte

1. AVcc = 2.7 to 5.5 V at Topr = -40 to 85° C (J version) / -40 to 125° C (K version), unless otherwise specified.

2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.




Figure 20.20 Ports P0, P1, and P3 to P5 Timing Measurement Circuit

Symbol	Parameter	Conditions		Unit		
	Farameter	Conditions	Min.	1in. Typ. Max.		Unit
-	Program/erase endurance ⁽²⁾	R8C/26 Group	100 ⁽³⁾	-	-	times
		R8C/27 Group	1,000(3)	-	-	times
-	Byte program time		-	50	400	μs
-	Block erase time		-	0.4	9	s
td(SR-SUS)	Time delay from suspend request until suspend		-	-	97 + CPU clock × 6 cycles	μS
-	Interval from erase start/restart until following suspend request		650	-	_	μS
-	Interval from program start/restart until following suspend request		0	-	-	ns
-	Time from suspend until program/erase restart		-	-	3 + CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.7	_	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	-	year

Table 20.37	Flash Memory (Program R	ROM) Electrical Characteristics
-------------	-------------------------	--

NOTES: 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.

2. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed). 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example,

when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. The data hold time includes time that the power supply is off or the clock is not supplied.

Symbol	Parameter	Conditions		Unit		
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Offic
-	Program/erase endurance ⁽²⁾		10,000 ⁽³⁾	-	-	times
-	Byte program time (program/erase endurance ≤ 1,000 times)		-	50	400	μS
-	Byte program time (program/erase endurance > 1,000 times)		-	65	_	μS
-	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	9	S
-	Block erase time (program/erase endurance > 1,000 times)		-	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	97 + CPU clock × 6 cycles	μS
-	Interval from erase start/restart until following suspend request		650	-	_	μS
-	Interval from program start/restart until following suspend request		0	-	_	ns
-	Time from suspend until program/erase restart		-	-	3 + CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		-40	-	85 ⁽⁸⁾	°C
-	Data hold time ⁽⁹⁾	Ambient temperature = 55°C	20	-	-	year

Table 20.38 Flash Memory (Data flash Block A, Block B) Electrical Characteristics⁽⁴⁾

NOTES

1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

8. 125°C for K version.

9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 20.21 Time delay until Suspend

Table 20.39 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
	Falanielei	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level ^(2, 4)		2.70	2.85	3.0	V
td(Vdet1-A)	Voltage monitor 1 reset generation time ⁽⁵⁾		-	40	200	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS
Vccmin	MCU operating voltage minimum value		2.70	-	-	V

NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).

2. Hold Vdet2 > Vdet1.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

4. This parameter shows the voltage detection level when the power supply drops.

- The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.
- 5. Time until the voltage monitor 1 reset is generated after the voltage passes Vdet1 when Vcc falls. When using the digital filter, its sampling time is added to td(Vdet1-A). When using the voltage monitor 1 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet1 when the power supply falls.

Table 20.40 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level ⁽²⁾		3.3	3.6	3.9	V
td(Vdet2-A)	Voltage monitor 2 reset/interrupt request generation time ^(3, 5)		-	40	200	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽⁴⁾		-	-	100	μS

NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version).

2. Hold Vdet2 > Vdet1.

3. Time until the voltage monitor 2 reset/interrupt request is generated after the voltage passes Vdet2.

- 4. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.
- 5. When using the digital filter, its sampling time is added to td(Vdet2-A). When using the voltage monitor 2 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet2 when the power supply falls.

Symbol	Parameter	Condition		Unit		
		Condition	Min.	Тур.	Max.	Onit
Vpor1	Power-on reset valid voltage ⁽⁴⁾		-	-	0.1	V
Vpor2	Power-on reset or voltage monitor 1 reset valid voltage		0	-	Vdet1	V
trth	External power Vcc rise gradient	$Vcc \le 3.6 V$	20(2)	-	-	mV/msec
		Vcc > 3.6 V	20 ⁽²⁾	-	2,000	mV/msec

- 1. The measurement condition is Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. This condition (the minimum value of external power Vcc rise gradient) does not apply if $V_{Por2} \ge 1.0 V$.
- 3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0, the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if $-20^{\circ}C \le T_{opr} \le 125^{\circ}C$, maintain tw(por1) for 3,000 s or more if $-40^{\circ}C \le T_{opr} < -20^{\circ}C$.




Figure 20.22 Reset Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol		Condition	Min.	Тур.	Max.	Onit
fOCO40M	High-speed on-chip oscillator frequency temperature - supply voltage dependence	$ \begin{array}{l} \mbox{Vcc} = 4.75 \mbox{ to } 5.25 \mbox{ V} \\ \mbox{0}^{\circ}\mbox{C} \leq \mbox{Topr} \leq 60^{\circ}\mbox{C}^{(2)} \\ \end{array} $	39.2	40	40.8	MHz
		$\label{eq:Vcc} \begin{array}{l} \mbox{Vcc} = 3.0 \mbox{ to } 5.5 \mbox{ V} \\ \mbox{-}20^{\circ}\mbox{C} \leq \mbox{Topr} \leq 85^{\circ}\mbox{C}^{(2)} \end{array}$	38.8	40	41.2	MHz
		$\label{eq:Vcc} \begin{array}{l} \mbox{Vcc} = 3.0 \mbox{ to } 5.5 \mbox{ V} \\ \mbox{-40}^{\circ}\mbox{C} \leq \mbox{Topr} \leq 85^{\circ}\mbox{C}^{(2)} \end{array}$	38.4	40	41.6	MHz
		Vcc = 3.0 to 5.5 V -40°C ≤ Topr ≤ 125°C ⁽²⁾	38	40	42	MHz
		$V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$ -40°C ≤ Topr ≤ 125°C ⁽²⁾	37.6	40	42.4	MHz
-	Value in FRA1 register after reset		08h	-	F7h	-
-	Oscillation frequency adjustment unit of high- speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	-	+0.3	-	MHz
-	Oscillation stability time		-	10	100	μS
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	400	_	μA

Table 20.42	High-speed On-Chip Oscillator Circuit Electrical Characteristics
-------------	--

1. Vcc = 2.7 to 5.5 V, Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. These standard values show when the FRA1 register value after reset is assumed.

Table 20.43 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
	Falameter	Condition	Min.	Тур.	Max.	Onit
fOCO-S	Low-speed on-chip oscillator frequency		40	125	250	kHz
-	Oscillation stability time		-	10	100	μS
-	Self power consumption at oscillation	VCC = 5.0 V, Topr = $25^{\circ}C$	-	15	-	μΑ

NOTE:

1. Vcc = 2.7 to 5.5 V, Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

Table 20.44 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Standard			Unit
	Falanelei	Condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	-	2000	μS
td(R-S)	STOP exit time ⁽³⁾		-	_	150	μS

NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and $T_{opr} = 25^{\circ}C$.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.


3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.

Symbol	Parameter		Conditions		Standard			
				Min.	Тур.	Max.	1	
tsucyc	SSCK clock cycle time			4	-	_	tCYC ⁽²⁾	
tнı	SSCK clock "H" width			0.4	-	0.6	tsucyc	
tlo	SSCK clock "L" width			0.4	-	0.6	tsucyc	
trise	SSCK clock rising time	Master		-	-	1	tCYC ⁽²⁾	
		Slave		-	-	1	μS	
tFALL	SSCK clock falling time	Master		-	-	1	tCYC ⁽²⁾	
		Slave		_	-	1	μS	
ts∪	SSO, SSI data input setup time			100	-	_	ns	
tн	SSO, SSI data input I	hold time		1	-	-	tCYC ⁽²⁾	
t LEAD	SCS setup time	Slave		1tcyc + 50	-	_	ns	
tlag	SCS hold time	Slave		1tcyc + 50	-	_	ns	
top	SSO, SSI data output delay time			-	—	1	tCYC ⁽²⁾	
tsa	SSI slave access time			-	_	1.5tcyc + 100	ns	
tor	SSI slave out open time			-	-	1.5tcyc + 100	ns	

Table 20.45 Timing Requirements of Clock Synchronous Serial I/O with Chip Select⁽¹⁾

NOTES:

1. Vcc = 2.7 to 5.5 V, Vss = 0 V at T_{opr} = -40 to 85° C (J version) / -40 to 125° C (K version), unless otherwise specified. 2. $1t_{CYC} = 1/f1(s)$



I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master) Figure 20.23




Figure 20.24 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)




Figure 20.25 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)

Symbol	Parameter	Condition	St	Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	
tscl	SCL input cycle time		12tcyc + 600 ⁽²⁾	-	-	ns
t SCLH	SCL input "H" width		3tcyc + 300 ⁽²⁾	-	-	ns
tSCLL	SCL input "L" width		5tcyc + 500 ⁽²⁾	-	-	ns
tsf	SCL, SDA input fall time		-	_	300	ns
tsp	SCL, SDA input spike pulse rejection time		-	-	1tcyc ⁽²⁾	ns
t BUF	SDA input bus-free time		5tcyc ⁽²⁾	-	-	ns
t STAH	Start condition input hold time		3tcyc ⁽²⁾	-	-	ns
t STAS	Retransmit start condition input setup time		3tcyc ⁽²⁾	-	-	ns
t STOP	Stop condition input setup time		3tcyc ⁽²⁾	_	-	ns
tsdas	Data input setup time		1tcyc + 20 ⁽²⁾	_	-	ns
t SDAH	Data input hold time		0	_	-	ns

NOTES:

1. Vcc = 2.7 to 5.5 V, Vss = 0 V at Topr = -40 to 85° C (J version) / -40 to 125° C (K version), unless otherwise specified.

2. 1tcyc = 1/f1(s)




Figure 20.26 I/O Timing of I²C bus Interface

Symbol	Parameter		Condition		Standard			Unit
Symbol	Fai	Falanielei		Condition		Тур.	Max.	Unit
Vон	Output "H" voltage	Except XOUT	Iон = -5 mA		Vcc - 2.0	-	Vcc	V
			Іон = -200 μА		Vcc - 0.3	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -1 mA	Vcc - 2.0	-	Vcc	V
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	-	Vcc	V
Vol	Output "L" voltage	Except XOUT	IOL = 5 mA	•	-	-	2.0	V
			Ιοι = 200 μΑ		-	-	0.45	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	-	-	2.0	V
			Drive capacity LOW	Iol = 500 μA	-	-	2.0	V
Vt+-Vt-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.5	_	V
		RESET			0.1	1.0	-	V
Ін	Input "H" current		VI = 5 V, Vcc = 5V		-	-	5.0	μΑ
lı∟	Input "L" current		VI = 0 V, Vcc = 5V		-	-	-5.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 5V		30	50	167	kΩ
RfXIN	Feedback resistance	XIN			-	1.0	-	MΩ
Vram	RAM hold voltage	•	During stop mode		2.0	_	-	V

Table 20.47 Electrical Characteristics (1) [Vcc = 5 V]

NOTE:

1. Vcc = 4.2 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.

Table 20.48Electrical Characteristics (2) [Vcc = 5 V]
(Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)

Sumbol	Deremeter	Condition		Standard			Lloit
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
		High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	10	17	mA	
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	9	15	mA
		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator off Low-speed on-chip oscillator off Divide-by-8	_	6	-	mA	
			_	5	-	mA	
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	4	_	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	_	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz (J version) Low-speed on-chip oscillator on = 125 kHz No division	-	10	15	mA
	mod		High-speed on-chip oscillator on fOCO = 20 MHz (J version) Low-speed on-chip oscillator on = 125 kHz	-	4	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	25	75	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	60	μΑ
		Stop mode	XIN clock off, Topr = 25° C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.8	3.0	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.2	_	μA
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	4.0	_	μΑ

Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 20.49 XIN Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(XIN)	XIN input cycle time	50	-	ns	
twh(xin)	XIN input "H" width	25	-	ns	
twl(XIN)	XIN input "L" width	25	-	ns	




Figure 20.27 XIN Input Timing Diagram when Vcc = 5 V

Table 20.50 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	-	ns	
twh(traio)	TRAIO input "H" width	40	-	ns	
twl(traio)	TRAIO input "L" width	40	-	ns	




Figure 20.28 TRAIO Input Timing Diagram when Vcc = 5 V

Symbol	Parameter		Standard		
	Faianetei	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	200	-	ns	
tw(CKH)	CLKi input "H" width	100	-	ns	
tW(CKL)	CLKi input "L" width	100	-	ns	
td(C-Q)	TXDi output delay time	-	50	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	50	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1




Figure 20.29 Serial Interface Timing Diagram when Vcc = 5 V

Table 20.52 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter		Standard		
			Max.	Unit	
tw(INH)	INTi input "H" width	250 ⁽¹⁾	-	ns	
tw(INL)	INTi input "L" width	250(2)	-	ns	

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 20.30 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

Symbol	Parameter		Condition		S	Unit		
Symbol					Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except XOUT	Іон = -1 mA		Vcc - 0.5	I	Vcc	V
		XOUT	Drive capacity HIGH	Іон = -0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Іон = -50 μА	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage	Except XOUT	IoL = 1 mA	•	-	ļ	0.5	V
		XOUT	Drive capacity HIGH	IoL = 0.1 mA	-	-	0.5	V
			Drive capacity LOW	IoL = 50 μA	-	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0,CLK1, SSI, SCL, SDA, SSO			0.1	0.3	_	V
		RESET			0.1	0.4	-	V
Ін	Input "H" current	1	VI = 3 V, Vcc = 3	SV	_	-	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 3	SV .	_	-	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 3V		66	160	500	kΩ
Rfxin	Feedback resistance	XIN			_	3.0	-	MΩ
VRAM	RAM hold voltage	•	During stop mod	е	2.0	-	-	V

Table 20.53 Electrical Characteristics (3) [Vcc = 3 V]

NOTE:

1. Vcc = 2.7 to 3.3 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 10 MHz, unless otherwise specified.

Table 20.54Electrical Characteristics (4) [Vcc = 3 V]
(Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter	meter Condition		Standard			Unit
Symbol	Falameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	l	6	_	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5	9	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	70	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	55	μΑ
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.7	3.0	μΑ
			XIN clock off, $T_{opr} = 85^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1	_	μΑ
			XIN clock off, $T_{opr} = 125^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	3.8	_	μΑ

Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

Table 20.55 XIN Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(XIN)	XIN input cycle time	100	-	ns	
twh(xin)	XIN input "H" width	40	-	ns	
twl(XIN)	XIN input "L" width	40	-	ns	




Figure 20.31 XIN Input Timing Diagram when Vcc = 3 V

Table 20.56 TRAIO Input

Symbol	Parameter		Standard	
			Max.	Unit
tc(TRAIO)	TRAIO input cycle time	300	-	ns
twh(traio)	TRAIO input "H" width		-	ns
twl(traio)	TRAIO input "L" width	120	-	ns




Figure 20.32 TRAIO Input Timing Diagram when Vcc = 3 V

Symbol	Parameter	Sta	Standard	
	Falameter		Max.	Unit
tc(CK)	CLKi input cycle time	300	-	ns
tw(CKH)	CLKi input "H" width	150	-	ns
tW(CKL)	CLKi Input "L" width		-	ns
td(C-Q)	TXDi output delay time		80	ns
th(C-Q)	TXDi hold time		-	ns
tsu(D-C)	RXDi input setup time		-	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 or 1






Table 20.58 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter	Standard		Unit
Symbol	Falameter	Min.	Max.	Offic
tw(INH)	INTi input "H" width	380(1)	-	ns
tw(INL)	INTi input "L" width	380(2)	1	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 20.34 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

21. Usage Notes

21.1 Notes on Clock Generation Circuit

21.1.1 Stop Mode

When entering stop mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and the CM10 bit in the CM1 register to 1 (stop mode). An instruction queue pre-reads 4 bytes from the instruction which sets the CM10 bit to 1 (stop mode) and the program stops.

Insert at least 4 NOP instructions following the JMP.B instruction after the instruction which sets the CM10 bit to 1.

• Program example to enter stop mode

; CPU rewrite mode disabled BCLR 1.FMR0 BSET 0,PRCR ; Protect disabled ; Enable interrupt FSET Ι BSET 0,CM1 ; Stop mode LABEL_001 JMP.B LABEL 001: NOP NOP NOP NOP

21.1.2 Wait Mode

When entering wait mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and execute the WAIT instruction. An instruction queue pre-reads 4 bytes from the WAIT instruction and the program stops. Insert at least 4 NOP instructions after the WAIT instruction.

• Program example to execute the WAIT instruction

BCLR	1,FMR0	; CPU rewrite mode disabled
FSET	Ι	; Enable interrupt
WAIT		; Wait mode
NOP		

21.1.3 Oscillation Stop Detection Function

Since the oscillation stop detection function cannot be used if the XIN clock frequency is 2 MHz or below, set bits OCD1 to OCD0 to 00b.

21.1.4 Oscillation Circuit Constants

Ask the manufacturer of the oscillator to specify the best oscillation circuit constants for your system. To use this MCU with supply voltage below VCC = 2.7 V, it is recommended to set the CM11 bit in the CM1 register to 1 (on-chip feedback resistor disabled), the CM15 bit to 1 (high drive capacity), and connect the feedback resistor to the chip externally.

21.2 Notes on Interrupts

21.2.1 Reading Address 00000h

Do not read address 00000h by a program. When a maskable interrupt request is acknowledged, the CPU reads interrupt information (interrupt number and interrupt request level) from 00000h in the interrupt sequence. At this time, the acknowledged interrupt IR bit is set to 0.

If address 00000h is read by a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to 0. This may cause the interrupt to be canceled, or an unexpected interrupt to be generated.

21.2.2 SP Setting

Set any value in the SP before an interrupt is acknowledged. The SP is set to 0000h after reset. Therefore, if an interrupt is acknowledged before setting a value in the SP, the program may run out of control.

21.2.3 External Interrupt and Key Input Interrupt


Either "L" level or an "H" level of width shown in the Electrical Characteristics is necessary for the signal input to pins $\overline{INT0}$, $\overline{INT1}$, $\overline{INT3}$ and pins $\overline{K10}$ to $\overline{K13}$, regardless of the CPU clock.

For details, refer to Table 20.21 (VCC = 5V), Table 20.27 (VCC = 3V), Table 20.33 (VCC = 2.2V), Table 20.52 (VCC = 5V), Table 20.58 (VCC = 3V) External Interrupt INTi (i = 0, 1, 3) Input.

21.2.4 **Changing Interrupt Sources**

The IR bit in the interrupt control register may be set to 1 (interrupt requested) when the interrupt source changes. When using an interrupt, set the IR bit to 0 (no interrupt requested) after changing the interrupt source. In addition, changes of interrupt sources include all factors that change the interrupt sources assigned to individual software interrupt numbers, polarities, and timing. Therefore, if a mode change of a peripheral function involves interrupt sources, edge polarities, and timing, set the IR bit to 0 (no interrupt requested) after the change. Refer to the individual peripheral function for its related interrupts.

Figure 21.1 shows an Example of Procedure for Changing Interrupt Sources.



21.2.5 Changing Interrupt Control Register Contents

- (a) The contents of an interrupt control register can only be changed while no interrupt requests corresponding to that register are generated. If interrupt requests may be generated, disable interrupts before changing the interrupt control register contents.
- (b) When changing the contents of an interrupt control register after disabling interrupts, be careful to choose appropriate instructions.

Changing any bit other than IR bit

If an interrupt request corresponding to a register is generated while executing the instruction, the IR bit may not be set to 1 (interrupt requested), and the interrupt request may be ignored. If this causes a problem, use the following instructions to change the register: AND, OR, BCLR, BSET **Changing IR bit**

If the IR bit is set to 0 (interrupt not requested), it may not be set to 0 depending on the instruction used. Therefore, use the MOV instruction to set the IR bit to 0.

(c) When disabling interrupts using the I flag, set the I flag as shown in the sample programs below. Refer to (b) regarding changing the contents of interrupt control registers by the sample programs.

Sample programs 1 to 3 are for preventing the I flag from being set to 1 (interrupts enabled) before the interrupt control register is changed for reasons of the internal bus or the instruction queue buffer.

Example 1: Use NOP instructions to prevent I flag from being set to 1 before interrupt control register is changed

INT_SWITC	H1:	
FCLR	Ι	; Disable interrupts
AND.B	#00H,0056H	; Set TRAIC register to 00h
NOP		;
NOP		
FSET	Ι	; Enable interrupts

Example 2: Use dummy read to delay FSET instruction

INT_SWITCH2:

FCLR	Ι	; Disable interrupts
AND.B	#00H,0056H	; Set TRAIC register to 00h
MOV.W	MEM,R0	; <u>Dummy read</u>
FSET	Ι	; Enable interrupts

Example 3: Use POPC instruction to change I flag

s
ter to 00h
te

21.3 Notes on Timers

21.3.1 Notes on Timer RA

- Timer RA stops counting after a reset. Set the values in the timer RA and timer RA prescalers before the count starts.
- Even if the prescaler and timer RA are read out in 16-bit units, these registers are read 1 byte at a time by the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In pulse period measurement mode, bits TEDGF and TUNDF in the TRACR register can be set to 0 by writing 0 to these bits by a program. However, these bits remain unchanged if 1 is written. When using the READ-MODIFY-WRITE instruction for the TRACR register, the TEDGF or TUNDF bit may be set to 0 although these bits are set to 1 while the instruction is being executed. In this case, write 1 to the TEDGF or TUNDF bit which is not supposed to be set to 0 with the MOV instruction.
- When changing to pulse period measurement mode from another mode, the contents of bits TEDGF and TUNDF are undefined. Write 0 to bits TEDGF and TUNDF before the count starts.
- The TEDGF bit may be set to 1 by the first timer RA prescaler underflow generated after the count starts.
- When using the pulse period measurement mode, leave two or more periods of the timer RA prescaler immediately after the count starts, then set the TEDGF bit to 0.
- The TCSTF bit retains 0 (count stops) for 0 to 1 cycle of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.

During this time, do not access registers associated with timer $RA^{(1)}$ other than the TCSTF bit. Timer RA starts counting at the first valid edge of the count source after The TCSTF bit is set to 1 (during count). The TCSTF bit remains 1 for 0 to 1 cycle of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RA counting is stopped when the TCSTF bit is set to 0. During this time, do not access registers associated with timer $RA^{(1)}$ other than the TCSTF bit.

NOTE:

1. Registers associated with timer RA: TRACR, TRAIOC, TRAMR, TRAPRE, and TRA.

- When the TRAPRE register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the count source clock for each write interval.
- When the TRA register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the prescaler underflow for each write interval.

21.3.2 Notes on Timer RB

- Timer RB stops counting after a reset. Set the values in the timer RB and timer RB prescalers before the count starts.
- Even if the prescaler and timer RB is read out in 16-bit units, these registers are read 1 byte at a time by the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In programmable one-shot generation mode and programmable wait one-shot generation mode, when setting the TSTART bit in the TRBCR register to 0, 0 (stops counting) or setting the TOSSP bit in the TRBOCR register to 1 (stops one-shot), the timer reloads the value of reload register and stops. Therefore, in programmable one-shot generation mode and programmable wait one-shot generation mode, read the timer count value before the timer stops.
- The TCSTF bit remains 0 (count stops) for 1 to 2 cycles of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.

During this time, do not access registers associated with timer $RB^{(1)}$ other than the TCSTF bit. Timer RB starts counting at the first valid edge of the count source after the TCSTF bit is set to 1 (during count). The TCSTF bit remains 1 for 1 to 2 cycles of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RB counting is stopped when the TCSTF bit is set to 0. During this time, do not access registers associated with timer $RB^{(1)}$ other than the TCSTF bit.

NOTE:

1. Registers associated with timer RB: TRBCR, TRBOCR, TRBIOC, TRBMR, TRBPRE, TRBSC, and TRBPR.

- If the TSTOP bit in the TRBCR register is set to 1 during timer operation, timer RB stops immediately.
- If 1 is written to the TOSST or TOSSP bit in the TRBOCR register, the value of the TOSSTF bit changes after one or two cycles of the count source have elapsed. If the TOSSP bit is written to 1 during the period between when the TOSST bit is written to 1 and when the TOSSTF bit is set to 1, the TOSSTF bit may be set to either 0 or 1 depending on the content state. Likewise, if the TOSSTF bit is written to 1 during the period between when the TOSSP bit is written to 1 and when the TOSSTF bit is set to 0, the TOSSTF bit may be set to either 0 or 1.

21.3.2.1 Timer mode

The following workaround should be performed in timer mode.

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

21.3.2.2 Programmable waveform generation mode


The following three workarounds should be performed in programmable waveform generation mode.

- (1) To write to registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), note the following points:
- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.
- (2) To change registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), synchronize the TRBO output cycle using a timer RB interrupt, etc. This operation should be preformed only once in the same output cycle. Also, make sure that writing to the TRBPR register does not occur during period A shown in Figures 21.2 and 21.3.

The following shows the detailed workaround examples.

• Workaround example (a):

As shown in Figure 21.2, write to registers TRBSC and TRBPR in the timer RB interrupt routine. These write operations must be completed by the beginning of period A.



• Workaround example (b):

As shown in Figure 21.3 detect the start of the primary period by the TRBO pin output level and write to registers TRBSC and TRBPR. These write operations must be completed by the beginning of period A. If the port register's bit value is read after the port direction register's bit corresponding to the TRBO pin is set to 0 (input mode), the read value indicates the TRBO pin output value.




Figure 21.3 Workaround Example (b) When TRBO Pin Output Value is Read

(3) To stop the timer counting in the primary period, use the TSTOP bit in the TRBCR register. In this case, registers TRBPRE and TRBPR are initialized and their values are set to the values after reset.

21.3.2.3 Programmable one-shot generation mode

The following two workarounds should be performed in programmable one-shot generation mode.

- (1) To write to registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), note the following points:
- When the TRBPRE register is written continuously during count operation (TCSTF bit is set to 1), allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously during count operation (TCSTF bit is set to 1), allow three or more cycles of the prescaler underflow for each write interval.
- (2) Do not set both the TRBPRE and TRBPR registers to 00h.

21.3.2.4 Programmable wait one-shot generation mode

The following three workarounds should be performed in programmable wait one-shot generation mode.

- (1) To write to registers TRBPRE and TRBPR during count operation (TCSTF bit is set to 1), note the following points:
- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.
- (2) Do not set both the TRBPRE and TRBPR registers to 00h.
- (3) Set registers TRBSC and TRBPR using the following procedure.
 - (a) To use "INTO pin one-shot trigger enabled" as the count start condition Set the TRBSC register and then the TRBPR register. At this time, after writing to the TRBPR register, allow an interval of 0.5 or more cycles of the count source before trigger input from the INTO pin.
 - (b) To use "writing 1 to TOSST bit" as the start condition
 - Set the TRBSC register, the TRBPR register, and then TOSST bit. At this time, after writing to the TRBPR register, allow an interval of 0.5 or more cycles of the count source before writing to the TOSST bit.

21.3.3 Notes on Timer RC

21.3.3.1 TRC Register

• The following note applies when the CCLR bit in the TRCCR1 register is set to 1 (clear TRC register at compare match with TRCGRA register).

When using a program to write a value to the TRC register while the TSTART bit in the TRCMR register is set to 1 (count starts), ensure that the write does not overlap with the timing with which the TRC register is set to 0000h.

If the timing of the write to the TRC register and the setting of the TRC register to 0000h coincide, the write value will not be written to the TRC register and the TRC register will be set to 0000h.

Reading from the TRC register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.
 Program Example MOV.W #XXXXh, TRC ;Write

xample	MOV.W	#XXXXh, TRC	;Write
	JMP.B	L1	;JMP.B instruction
L1:	MOV.W	TRC,DATA	;Read

21.3.3.2 TRCSR Register

Reading from the TRCSR register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

Program Example	MOV.B	#XXh, TRCSR	;Write
	JMP.B	L1	;JMP.B instruction
L1:	MOV.B	TRCSR,DATA	;Read

21.3.3.3 Count Source Switching

• Stop the count before switching the count source.

Switching procedure

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- After switching the count source from fOCO40M to another clock, allow a minimum of two cycles of f1 to elapse after changing the clock setting before stopping fOCO40M.

Switching procedure

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- (3) Wait for a minimum of two cycles of f1.
- (4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).

21.3.3.4 Input Capture Function

- The pulse width of the input capture signal should be three cycles or more of the timer RC operation clock (refer to **Table 14.11 Timer RC Operation Clock**).
- The value of the TRC register is transferred to the TRCGRj register one or two cycles of the timer RC operation clock after the input capture signal is input to the TRCIOj (j = A, B, C, or D) pin (when the digital filter function is not used).

21.3.3.5 TRCMR Register in PWM2 Mode

When the CSEL bit in the TRCCR2 register is set to 1 (count stops at compare match with the TRCGRA register), do not set the TRCMR register at compare match timing of registers TRC and TRCGRA.

21.3.4 Notes on Timer RE

21.3.4.1 Starting and Stopping Count

Timer RE has the TSTART bit for instructing the count to start or stop, and the TCSTF bit, which indicates count start or stop. Bits TSTART and TCSTF are in the TRECR1 register.

Timer RE starts counting and the TCSTF bit is set to 1 (count starts) when the TSTART bit is set to 1 (count starts). It takes up to 2 cycles of the count source until the TCSTF bit is set to 1 after setting the TSTART bit to 1. During this time, do not access registers associated with timer $RE^{(1)}$ other than the TCSTF bit.

Also, timer RE stops counting when setting the TSTART bit to 0 (count stops) and the TCSTF bit is set to 0 (count stops). It takes the time for up to 2 cycles of the count source until the TCSTF bit is set to 0 after setting the TSTART bit to 0. During this time, do not access registers associated with timer RE other than the TCSTF bit.

NOTE:

1. Registers associated with timer RE: TRESEC, TREMIN, TREHR, TREWK, TRECR1, TRECR2, and TRECSR.

21.3.4.2 Register Setting

Write to the following registers or bits when timer RE is stopped.

- Registers TRESEC, TREMIN, TREHR, TREWK, and TRECR2
- Bits H12_H24, PM, and INT in TRECR1 register
- Bits RCS0 to RCS3 in TRECSR register

Timer RE is stopped when bits TSTART and TCSTF in the TRECR1 register are set to 0 (timer RE stopped).

Also, set all above-mentioned registers and bits (immediately before timer RE count starts) before setting the TRECR2 register.

Figure 21.4 shows a Setting Example in Real-Time Clock Mode.




Figure 21.4 Setting Example in Real-Time Clock Mode

21.3.4.3 Time Reading Procedure of Real-Time Clock Mode

In real-time clock mode, read registers TRESEC, TREMIN, TREHR, and TREWK when time data is updated and read the PM bit in the TRECR1 register when the BSY bit is set to 0 (not while data is updated). Also, when reading several registers, an incorrect time will be read if data is updated before another register is read after reading any register.

In order to prevent this, use the reading procedure shown below.

• Using an interrupt

Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register in the timer RE interrupt routine.

• Monitoring with a program 1

Monitor the IR bit in the TREIC register with a program and read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register after the IR bit in the TREIC register is set to 1 (timer RE interrupt request generated).

• Monitoring with a program 2

- (1) Monitor the BSY bit.
- (2) Monitor until the BSY bit is set to 0 after the BSY bit is set to 1 (approximately 62.5 ms while the BSY bit is set to 1).
- (3) Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register after the BSY bit is set to 0.

• Using read results if they are the same value twice

- (1) Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register.
- (2) Read the same register as (1) and compare the contents.
- (3) Recognize as the correct value if the contents match. If the contents do not match, repeat until the read contents match with the previous contents.

Also, when reading several registers, read them as continuously as possible.

21.4 Notes on Serial Interface

• When reading data from the UiRB (i = 0 or 1) register either in the clock synchronous serial I/O mode or in the clock asynchronous serial I/O mode. Ensure the data is read in 16-bit units. When the high-order byte of the UiRB register is read, bits PER and FER in the UiRB register and the RI bit in the UiC1 register are set to 0. To check receive errors, read the UiRB register and then use the read data.

Example (when reading receive buffer register): MOV.W 00A6H,R0 ; Read the U0RB register

• When writing data to the UiTB register in the clock asynchronous serial I/O mode with 9-bit transfer data length, write data to the high-order byte first then the low-order byte, in 8-bit units.

Example (when reading transmit buffer register):

MOV.B	#XXH,00A3H	; Write the high-order byte of U0TB register
MOV.B	#XXH,00A2H	; Write the low-order byte of U0TB register

21.5 Notes on Clock Synchronous Serial Interface

21.5.1 Notes on Clock Synchronous Serial I/O with Chip Select

Set the IICSEL bit in the PMR register to 0 (select clock synchronous serial I/O with chip select function) to use the clock synchronous serial I/O with chip select function.

21.5.2 Notes on I²C bus Interface

Set the IICSEL bit in the PMR register to 1 (select I²C bus interface function) to use the I²C bus interface.

21.5.2.1 Multimaster Operation

The following actions must be performed to use the I²C bus interface in multimaster operation.

• Transfer rate

Set the transfer rate by 1/1.8 or faster than the fastest rate of the other masters. For example, if the fastest transfer rate of the other masters is set to 400 kbps, the I²C-bus transfer rate in this MCU should be set to 223 kbps (= 400/1.18) or more.

• Bits MST and TRS in the ICCR1 register setting

- (a) Use the MOV instruction to set bits MST and TRS.
- (b) When arbitration is lost, confirm the contents of bits MST and TRS. If the contents are other than the MST bit set to 0 and the TRS bit set to 0 (slave receive mode), set the MST bit to 0 and the TRS bit to 0 again.

21.5.2.2 Master Receive Mode

Either of the following actions must be performed to use the I²C bus interface in master receive mode.

- (a) In master receive mode while the RDRF bit in the ICSR register is set to 1, read the ICDRR register before the rising edge of the 8th clock.
- (b) In master receive mode, set the RCVD bit in the ICCR1 register to 1 (disables the next receive operation) to perform 1-byte communications.

21.6 Notes on Hardware LIN

For the time-out processing of the header and response fields, use another timer to measure the duration of time with a Synch Break detection interrupt as the starting point.

21.7 Notes on A/D Converter

- Write to each bit (other than bit 6) in the ADCON0 register, each bit in the ADCON1 register, or the SMP bit in the ADCON2 register when A/D conversion is stopped (before a trigger occurs).
- When the VCUT bit in the ADCON1 register is changed from 0 (VREF not connected) to 1 (VREF connected), wait for at least 1 μ s before starting the A/D conversion.
- After changing the A/D operating mode, select an analog input pin again.
- When using the one-shot mode, ensure that A/D conversion is completed before reading the AD register. The IR bit in the ADIC register or the ADST bit in the ADCON0 register can be used to determine whether A/D conversion is completed.
- When using the repeat mode, select the frequency of the A/D converter operating clock ϕ AD or more for the CPU clock during A/D conversion.
- If the ADST bit in the ADCON0 register is set to 0 (A/D conversion stops) by a program and A/D conversion is forcibly terminated during an A/D conversion operation, the conversion result of the A/D converter will be undefined. If the ADST bit is set to 0 by a program, do not use the value of the AD register.
- \bullet Connect 0.1 μF capacitor between the P4_2/VREF pin and AVSS pin.
- Do not enter stop mode during A/D conversion.
- Do not enter wait mode when the CM02 bit in the CM0 register is set to 1 (peripheral function clock stops in wait mode) during A/D conversion.

21.8 Notes on Flash Memory

21.8.1 CPU Rewrite Mode

21.8.1.1 Operating Speed

Before entering CPU rewrite mode (EW0 mode), select 5 MHz or below for the CPU clock using the CM06 bit in the CM0 register and bits CM16 to CM17 in the CM1 register. This does not apply to EW1 mode.

21.8.1.2 **Prohibited Instructions**

The following instructions cannot be used in EW0 mode because they reference internal data in flash memory: UND, INTO, and BRK.

21.8.1.3 Interrupts

Table 21.1 lists the EW0 Mode Interrupts and Table 21.2 lists the EW1 Mode Interrupt.

Mode	Status	When Maskable Interrupt Request is Acknowledged	When Watchdog Timer, Oscillation Stop Detection, Voltage Monitor 1, or Voltage Monitor 2 Interrupt Request is Acknowledged
EWO	During auto-erasure Auto-programming	Any interrupt can be used by allocating a vector in RAM	Once an interrupt request is acknowledged, the auto-programming or auto-erasure is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts after the fixed period and the flash memory restarts. Since the block during auto- erasure or the address during auto- programming is forcibly stopped, the normal value may not be read. Execute auto-erasure again and ensure it completes normally. Since the watchdog timer does not stop during the command operation, interrupt requests may be generated. Reset the watchdog timer regularly.

Table 21.1	EW0 Mode	Interrupts
		michupio

NOTES:

1. Do not use the address match interrupt while a command is being executed because the vector of the address match interrupt is allocated in ROM.

2. Do not use a non-maskable interrupt while block 0 is being automatically erased because the fixed vector is allocated in block 0.

Table 21.2	EW1 Mode Interrupt
------------	--------------------

Mode	Status	When Maskable Interrupt Request is Acknowledged	When Watchdog Timer, Oscillation Stop Detection, Voltage Monitor 1, or Voltage Monitor 2 Interrupt Request is Acknowledged
EW1	During auto-erasure (erase-suspend function enabled)	Auto-erasure is suspended after td(SR-SUS) and interrupt handling is executed. Auto- erasure can be restarted by setting the FMR41 bit in the FMR4 register to 0 (erase restart) after interrupt handling completes.	Once an interrupt request is acknowledged, auto-programming or auto-erasure is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts after the fixed period and the flash memory restarts. Since the block during auto- erasure or the address during auto-
During auto-erasure (erase-suspend function disabled) During auto- programming (program suspend function enabled)	Auto-erasure has priority and the interrupt request acknowledgement is put on standby. Interrupt handling is executed after auto-erasure completes.	programming is forcibly stopped, the normal value may not be read. Execute auto-erasure again and ensure it completes normally. Since the watchdog timer does not stop during the command operation,	
	programming (program suspend	Auto-programming is suspended after td(SR-SUS) and interrupt handling is executed. Auto-programming can be restarted by setting the FMR42 bit in the FMR4 register to 0 (program restart) after interrupt handling completes.	interrupt requests may be generated. Reset the watchdog timer regularly using the erase-suspend function.
	During auto- programming (program suspend function disabled)	Auto-programming has priority and the interrupt request acknowledgement is put on standby. Interrupt handling is executed after auto-programming completes.	

NOTES:

- 1. Do not use the address match interrupt while a command is executing because the vector of the address match interrupt is allocated in ROM.
- 2. Do not use a non-maskable interrupt while block 0 is being automatically erased because the fixed vector is allocated in block 0.

21.8.1.4 How to Access

Write 0 before writing 1 when setting the FMR01, FMR02, or FMR11 bit to 1. Do not generate an interrupt between writing 0 and 1.

21.8.1.5 Rewriting User ROM Area

In EW0 Mode, if the supply voltage drops while rewriting any block in which a rewrite control program is stored, it may not be possible to rewrite the flash memory because the rewrite control program cannot be rewritten correctly. In this case, use standard serial I/O mode.

21.8.1.6 Program

Do not write additions to the already programmed address.

21.8.1.7 Entering Stop Mode or Wait Mode

Do not enter stop mode or wait mode during erase-suspend.

21.8.1.8 Program and Erase Voltage for Flash Memory

To perform programming and erasure, use VCC = 2.7 to 5.5 V as the supply voltage. Do not perform programming and erasure at less than 2.7 V.

21.9 Notes on Noise

21.9.1 Inserting a Bypass Capacitor between VCC and VSS Pins as a Countermeasure against Noise and Latch-up

Connect a bypass capacitor (at least 0.1 μ F) using the shortest and thickest write possible.

21.9.2 Countermeasures against Noise Error of Port Control Registers

During rigorous noise testing or the like, external noise (mainly power supply system noise) can exceed the capacity of the MCU's internal noise control circuitry. In such cases the contents of the port related registers may be changed.

As a firmware countermeasure, it is recommended that the port registers, port direction registers, and pull-up control registers be reset periodically. However, examine the control processing fully before introducing the reset routine as conflicts may be created between the reset routine and interrupt routines.

22. Notes for On-Chip Debugger

When using the on-chip debugger to develop and debug programs for the R8C/26 Group and R8C/27 Group take note of the following.

- (1) Do not access the registers associated with UART1.
- (2) Some of the user flash memory and RAM areas are used by the on-ship debugger. These areas cannot be accessed by the user.


Refer to the on-chip debugger manual for which areas are used.

- (3) Do not set the address match interrupt (registers AIER, RMAD0, and RMAD1 and fixed vector tables) in a user system.
- (4) Do not use the BRK instruction in a user system.
- (5) Debugging is available under the condition of supply voltage VCC = 2.7 to 5.5 V. Debugging with the on-chip debugger under less than 2.7 V is not allowed.

Connecting and using the on-chip debugger has some special restrictions. Refer to the on-chip debugger manual for details.


Appendix 1. Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.




Appendix 2. Connection Examples between Serial Writer and On-Chip Debugging Emulator

Appendix Figure 2.1 shows a Connection Example with M16C Flash Starter (M3A-0806) and Appendix Figure 2.2 shows a Connection Example with E8 Emulator (R0E000080KCE00).




Appendix Figure 2.1 Connection Example with M16C Flash Starter (M3A-0806)



Appendix Figure 2.2 Connection Example with E8 Emulator (R0E000080KCE00)

Appendix 3. Example of Oscillation Evaluation Circuit

Appendix Figure 3.1 shows an Example of Oscillation Evaluation Circuit.



Index

Index

[A]
AD
ADCON0
ADCON1
ADCON2
ADIC 115
AIER 130
[C]
CM0
CM1
CPSRF
CSPR
[F]
FMR0
FMR1
FMR4
FRA0
FRA1
FRA2
FRA4
FRA6
FRA7 85
[1]
ICCR1
ICCR2
ICDRR
ICDRS
ICDRT
ICIER
ICMR
ICSR
IICIC
INTOIC 117
INT1IC 117
INT3IC 117
INTEN 124
INTF
[K]
KIEN
KUPIC
[L]
LINCR
LINST
[0]
OCD
OFS
21, 137, 330
[P]
P1DRR
PDi (i = 0, 1, and 3 to 5)60
Pi (i = 0, 1, and 3 to 5)
PINSR1
PINSR2
PINSR3
PM0

PM1	
PMR	
PRCR	
PUR0	
PUR1	

[R]

RMAD0	 130
RMAD1	 130

[S]

SORIC	115
SOTIC	
S1RIC	
S1TIC	
SAR	
SSCRH	
SSCRL	
SSER	
SSMR	
SSMR2	
SSRDR	
SSSR	
SSTDR	
SSUIC	

[T]

1.1	
TRA	
TRACR	
TRAIC	
TRAIOC	, 146, 149, 151, 153, 156
TRAMR	
TRAPRE	145
TRBCR	
TRBIC	
TRBIOC	. 161, 163, 167, 170, 175
TRBMR	
TRBOCR	•••••
TRBPR	
TRBPRE	
TRBSC	
TRC	
TRCCR1	185, 208, 212, 217
TRCCR2	
TRCDF	190
TRCGRA	
TRCGRB	
TRCGRC	
TRCGRD	
TRCIC	116
TRCIER	
TRCIOR0	192, 201, 206
TRCIOR1	192, 202, 207
TRCMR	
TRCOER	
TRCSR	
TRECR1	228, 235
TRECR2	229, 235
TRECSR	
TREHR	
TREIC	
TREMIN	
TRESEC	
TREWK	

[U]	
U0BRG	
U0C0	245
U0C1	246
UOMR	244
UORB	243
UOTB	243
U1BRG	244
U1C0	245
U1C1	
U1MR	244
U1RB	243
U1TB	243

[V]

VCA1	
VCA2	
VW0C	
VW1C	42, 43
VW2C	

[W]	
WDC	137
WDTR	138
WDTS	138

REVISION HISTORY

R8C/26 Group, R8C/27 Group Hardware Manual

	5.	Description	
Rev.	Date	Page	Summary
0.10	Jan 30, 2006	_	First Edition issued
1.00	Nov 08, 2006	All pages	"Preliminary" deleted
		2	Table 1.1 revised
		3	Table 1.2 revised
		4	Figure 1.1 revised
		5	Table 1.3 revised
		6	Table 1.4 revised
		7	Figure 1.4 revised
		9	Table 1.6 revised
		15	 Table 4.1; 001Ch: "00h" → "00h, 1000000b" revised 000Fh: "000XXXXXb" → "00X11111b" revised 0029h: "High-Speed On-Chip Oscillator Control Register 4, FRA4, When shipping" added 002Bh: "High-Speed On-Chip Oscillator Control Register 6, FRA6, When shipping" added 0032h: "00h, 0100000b" → "00h, 0010000b" revised 0038h: "00001000b, 01001001b" → "0000X000b, 0100X001b" revised NOTE3 and 4 revised; NOTE6 added
		18	Table 4.4; • 00E0h, 00E1h, 00E5h, 00E8h, 00E9h: "XXh" → "00h" revised • 00FDh: "XX00000000b" → "00h" revised
		23	Table 5.2 revised
		24	Figure 5.4 NOTE2 revised
		25	5.1.1 (2), 5.1.2 (4) revised
		26	Figure 5.5, Figure 5.6 revised
		27	Figure 5.7 revised
		28	5.3 revised
		33	Figure 6.5; VCA2 register NOTE6 revised
		35	Figure 6.7 revised
		46	Figure 7.2 revised
		52	Figure 7.9 PINSR2 register revised
		53	Figure 7.10 revised
		58	Table 7.17 revised
		60	Table 7.25 revised
		64	Table 7.35, Table 7.36 revised
		65	Table 7.37, Table 7.39 revised
		69	Table 10.1 NOTE5 revised
		70	Figure 10.1 revised
		71	Figure 10.2 revised

_			Description
Rev.	Date	Page	Summary
1.00	Nov 08, 2006	73	Figure 10.4 revised
		74	Figure 10.5; FRA0 register NOTE2 and FRA1 register NOTE1 revised
		75	Figure 10.6; FRA2 register revised, registers FRA4 and FRA6 added
		76	Figure 10.8 NOTE6 revised
		77	Figure 10.9 NOTE1 revised
		78	10.2.2 revised
		80	10.4.3 revised, 10.4.8 added
		81	Table 10.2 revised
		83	10.5.2.2, 10.5.2.3 revised
		84	10.5.2.4, Table 10.3 revised
		85	Figure 10.11 added
		86	10.5.2.5 added, Figure 10.12 revised
		88	10.5.3.3 revised, Figure 10.13 added
		91	10.6.1 revised
		92	Figure 10.16 revised
		93	Figure 10.17 revised
		94	10.7.1 revised, 10.7.2 added, 10.7.4 fOCO40M deleted
		95	Figure 11.1 revised
		96	Figure 12.1 revised
		103	Figure 12.5 NOTE3 revised
		106	Table 12.5 revised
		108	Figure 12.10 revised
		111	Figure 12.13 revised
		117	Table 12.8 revised
		121	12.6.7 deleted
		122	Figure 13.1 revised
		123	Figure 13.2 revised
		126	Table 13.3 NOTE2 revised
		127	14 revised
		129	14.1, Figure 14.1 revised
		130	Figure 14.2 revised
		131	Figure 14.3 revised
		132	Table 14.2, Figure 14.4 revised
		133	14.1.1.1, Figure 14.5 added
		134	Table 14.3 revised
		135	Figure 14.6 revised
		136	Table 14.4 revised
		137	Figure 14.7 revised
		138	Table 14.5 revised

	-		Description
Rev.	Date	Page	Summary
1.00	Nov 08, 2006	139	Figure 14.8 revised
		140	Figure 14.9 revised
		141	Table 14.6 revised
		142	Figure 14.10 revised
		143	Figure 14.11 revised
		145	14.2, Figure 14.12 revised
		146	Figure 14.13 revised
		147	Figure 14.14 revised
		148	Figure 14.15 revised
		149	Table 14.7, Figure 14.16 revised
		150	14.2.1.1 added
		151	Figure 14.17 added
		152	Table 14.8 revised
		153	Figure 14.18 revised
		154	Figure 14.19 revised
		155	Table 14.9 revised
		156	Figure 14.20 revised
		158	14.2.3.1 added
		159	Table 14.10 revised
		160	Figure 14.22 revised
		161	Figure 14.23 revised
		162	14.2.5 revised
		178	Figure 14.38 revised
		182	Figure 14.40 revised
		190	Figure 14.47 revised
		194	Figure 14.50 revised
		198	Table 14.22 revised
		199	Figure 14.54 revised
		203	Table 14.24 revised
		205	14.4 revised
		206	Figure 14.59 revised
		214	Figure 14.69 revised
		226	Figure 15.4; U0MR to U1MR register revised
		228	Figure 15.6 revised
		229	Figure 15.7; PMR register revised
		230	Table 15.1 NOTE2 revised
		232	Figure 15.8 revised
		235	Table 15.4 NOTE1 revised
		236	"TXD0" \rightarrow "TXDi" revised

			Description
Rev.	Date	Page	Summary
1.00	Nov 08, 2006	237	Figure 15.11 revised
		238	Figure 15.12 revised
		242	Table 16.2 NOTE2 deleted
		245	Figure 16.3 revised
		246	Figure 16.4 revised
		249	Figure 16.7 revised
		250	Figure 16.8 SSTDR register NOTE1 deleted
		251	Figure 16.9 revised
		258	16.2.5.2 revised
		259	Figure 16.14 NOTE2 deleted
		262	16.2.5.4 revised
		263	Figure 16.17 NOTE2 deleted
		265	Figure 16.18 revised
		266	16.2.6.2 revised
		267	Figure 16.19 revised
		271	16.2.8.1 revised
		274	Figure 16.23 revised
		275	Figure 16.24 NOTE1 revised
		277	Figure 16.26 NOTE3 revised
		282	Figure 16.31 revised
		285	Figure 16.32 revised
		287	Figure 16.33, Figure 16.34 revised
		289	Figure 16.35 revised
		290	Figure 16.36 revised
		301 to 304	Figure 16.46 to Figure 16.49 figure title revised and Figure 16.47 revised
		306 to 320	17 "Sync" \rightarrow "Synch" revised
		308	Figure 17.2 revised
		310	Figure 17.4 revised
		311	Figure 17.5 revised
		312	Figure 17.6 revised
		313	17.4.2 (5), Figure 17.7 revised
		314	Figure 17.8 revised
		315	Figure 17.9 revised
		316	Figure 17.10 revised
		317	Figure 17.11 revised
		318	17.4.4, Figure 17.12 added
		319	17.5, Table 17.2 revised
		321	Table 18.1 revised
		322	Figure 18.1 revised

REVISION HISTORY R8C/26 Group,

R8C/26 Group, R8C/27 Group Hardware Manual

Davi	Description		Description
Rev.	Date	Page	Summary
1.00	Nov 08, 2006	324	Figure 18.3 revised
		325	Table 18.2 revised
		329	Figure 18.6 revised
		331	18.3 revised
		332	Figure 18.10 revised
		333	18.6 revised
		334	18.7 revised
		335	Table 19.1 revised
		339	Figure 19.4 NOTE2 revised
		340	Table 19.3 revised
		342	19.4.2.1 revised
		346	Figure 19.7 revised
		347	Figure 19.8 revised
		350	19.4.3.1, 19.4.3.2 revised
		351	19.4.3.4 revised, Figure 19.12 title revised
	352 Figure 19.13 added		Figure 19.13 added
		353	Figure 19.14 title revised
		354	Figure 19.15 revised
		357	Figure 19.16 revised
		364	19.7.1.7 deleted
		365	Table 20.2 revised
		366	Figure 20.1 title revised
		367	Table 20.4 revised
			Table 20.5 revised
369 Figure 20.2		369	Figure 20.2 title revised and Table 20.7 NOTE4 added
		370	Table 20.9, Figure 20.3 revised and Table 20.10 deleted
		371	Table 20.10, Table 20.11 revised
		377	Table 20.15 revised
		378	Table 20.16 revised
		379	Table 20.17 revised
		382	Table 20.22 revised
		383	Table 20.23 revised
		387	Table 20.29 revised
		390	21.1.1 revised, 21.1.2 added, 21.1.4 fOCO40M deleted
		393	21.2.7 deleted
		395	21.3.2 revised
		401	21.5.1.1 revised
		402	21.6 revised
L		403	21.7 revised

D.	Data		Description			
Rev.	Date	Page	Page Summary			
1.00	Nov 08, 2006	406	21.8.1.7 deleted			
		408	22 (2) revised, (5) deleted			
		409	Appendix 1; "Diagrams showing the latestwebsite." added			
1.10	Jan 17, 2007	_	"J, K version" added			
		1	1 "J and K versions are under developmentnotice." added 1.1 revised			
		2	Table 1.1 revised			
		3	Table 1.2 revised			
		4	Figure 1.1 NOTE3 added			
		5	Table 1.3 and Figure 1.2 revised			
		6	Table 1.4 and Figure 1.3 revised			
		7	Figure 1.4 NOTE3 added			
		8	Table 1.5 revised			
		9	Table 1.6 NOTE2 added			
		13	Figure 3.1 revised			
		14	Figure 3.2 revised			
		15	Table 4.1; "0000h to 003Fh" → "0000h to 002Fh" revised • NOTE3 added			
		16	 Table 4.2; "0040h to 007Fh" → "0030h to 007Fh" revised 0032h, 0036h: value after reset is revised 0038h: NOTE revised NOTES 2, 5, 6 revised and NOTES 7, 8 added 			
		18	Table 4.4 NOTE2 added			
		19	Table 4.5 NOTE2 added			
		22	5 "(for N, D version only)" added Table 5.1 NOTE1 added Figure 5.1 figure title "(N, D Version)" added			
		23	Figure 5.2 added			
		25	Figure 5.5 revised			
		27	Figures 5.6 and 5.7 revised			
		28	5.2 revised Figure 5.8 revised			
		29	Figure 5.9 added			
		30	5.3, 5.4 titles "(N, D Version)" added 5.5 added			
		32	6 "voltage monitor 0 reset (for N, D version only), voltage monitor 1 interrupt (for N, D version only)" revised Table 6.1 table title "(N, D Version)" added			
		33	Table 6.2 added Figure 6.1 figure title "(N, D Version)" added			

Devi	Dete	Description			
Rev.	Date	Page Summary			
1.10	Jan 17, 2007	34	Figure 6.2 added		
			Figure 6.3 figure title "(For N, D Version Only)" added		
		35	Figure 6.4 figure title "(N, D Version)" added		
			Figure 6.5 added		
		37	Figure 6.7; VCA2 register figure title and NOTE6 revised		
		38	Figure 6.8 added		
		39	Figure 6.9 figure title "(For N, D Version Only)" added		
		40	Figure 6.10 figure title "(N, D Version)" added		
		41	Figure 6.11 added		
		42	Figure 6.12 NOTE8 revised		
		44	6.2 Title "(For N, D Version Only)" added		
		45	6.3 Title "(N, D Version)" added		
		46	Figure 6.14 figure title "(N, D Version)" added		
		47	6.4 added		
		50	7 NOTE1 added and Table 7.1 NOTE3 revised		
		56	Figure 7.5 revised		
		62	Figure 7.13 "(For N, D Version Only)" added		
		63	Table 7.4 NOTE1 revised		
		73	Table 7.35 NOTE1 added and Table 7.36 NOTE2 added		
		78	10 revised and Table 10.1 "(For N, D Version Only)" added		
		79	Figure 10.1 NOTE1 added		
		80	Figure 10.2 NOTE12 added		
		81	Figure 10.3 NOTE10 added		
		83	Figure 10.5; FRA0 register NOTE2 revised		
		84	Figure 10.6; FRA2 register NOTE2 added, registers FRA4 and FRA6 "For N, D Version Only" added		
		85	Figure 10.7 "(For N, D Version Only)" added, figure 10.8 figure title and NOTE6 revised		
		86	Figure 10.9 added		
		87	Figure 10.10 added		
		88	Figure 10.11 NOTE1 revised		
		89	10.2.2 revised		
		90	10.3 Title "(For N, D Version Only)" added		
		91	10.4.1, 10.4.2, and 10.4.8 revised		
		92	Table 10.2 NOTE1 added		
		93	10.5.1.2 and 10.5.1.4 revised		
		95	Table 10.3 revised		
		96	Figure 10.13 revised		
		97	10.5.2.5 and Figure 10.14 revised		

_		Description		
Rev.	Date	Page	Summary	
1.10	1.10 Jan 17, 2007		Table 10.4 NOTE1 added	
			Figure 10.15 revised	
		101	Figure 10.17 "(For N, D Version Only)" added	
		103	Table 10.6 NOTE1 added	
		104	Figure 10.19 "(N, D Version)" added	
		105	Figure 10.20 added	
		106	10.7.1, 10.7.2 revised	
		110	12.1.3.1 revised 12.1.3.3 "(For N, D Version Only)" added	
		111	Table 12.1 NOTE2 added	
		118	Table 12.5 NOTE1 added	
		120	Figure 12.10 NOTE1 added	
		120	Figure 12.11 NOTE2 added	
		127	Table 12.6 revised	
		131	12.6.4 deleted	
		135	Figure 13.2; OFS register revised	
		140	Table 14.1 NOTES 1, 2 added	
		141	Figure 14.1 NOTE1 added	
		143	Figure 14.3 NOTE2 added	
		146	Table 14.3 NOTE2 added	
		150	Table 14.5 NOTE1 added	
		153	Table 14.6 NOTE2 added	
		167	Table 14.9 NOTE2 added	
		171	Table 14.10 NOTE2 added	
		213	Figure 14.56 revised	
		217	14.4 "(For J, K version)" added	
		218	14.4.1 Title "(For N, D Version Only)" added	
		226	Figure 14.69 NOTE1 added	
		227	Table 14.27 NOTE1 added	
		230	Figure 14.74 NOTE2 added	
		252	15.3 revised	
		287	Figure 16.24 NOTE7 added	
		317	16.3.8.2, 16.3.8.3 added	
		333	Table 18.1 revised	
		335	Figure 18.2 NOTE4 revised	
		338	Figure 18.4 NOTE4 revised	
		341	Figure 18.6 NOTE4 revised	
		346	18.7 revised	
		351	Figure 19.4 revised	

			Description			
Rev.	Date	Page Summary				
1.10	Jan 17, 2007	353	19.4.1, 19.4.2 revised			
		361	Figure 19.11 revised			
		364	Figure 19.13 revised			
		368	Table 19.6 revised			
		383	Table 20.10 revised			
		402 to 421	20.2 J, K Version added			
		422	21.1.1, 21.1.2 revised			
		423	21.2.4 deleted			
		432	21.4 revised			
		434	21.5.2.2, 21.5.2.3 added			
		436	21.7 revised			
		443	Appendix Figure 2.1 NOTE2 deleted			
1.20	May 18, 2007	07 – "RENESAS TECHNICAL UPDATE" reflected: TN-16C-A164A/E, TN-16C-A167A/E				
		2	Table 1.1 revised			
		3	Table 1.2 revised			
		5	Table 1.3 revised			
		6	Figure 1.2 revised			
		7	Table 1.4 revised			
		8	Figure 1.3 revised			
		9	Figure 1.4 NOTE4 added			
		15	Figure 3.1 part number revised			
		16	Figure 3.2 part number revised			
		26	Figure 5.4 revised			
		54	Figure 7.1 revised			
		55	Figure 7.2 revised			
		68	Table 7.18 revised			
		70	Table 7.24 revised			
		82	Figure 10.2 NOTE3 revised			
		85	Figure 10.5 FRA1 register revised			
		98	10.5.2.4 revised			
		104	10.6.1 revised			
		124	12.2.1 revised			
		134	Figure 12.20 NOTE2 revised			
		141	14 "two 16-bit timers" \rightarrow "a 16-bit timer" revised			
		147	Figure 14.5 revised			
		158	14.1.6 revised			
		159	Figure 14.12 revised			
		165	Figure 14.17 revised			

_		Description			
Rev.	Date	Page Summary			
1.20	May 18, 2007	173	Table 14.10 revised		
		176 to 179	14.2.5.1 to 14.2.5.4 added		
		203	Table 14.18 revised		
		229	Figure 14.69 revised		
		243	Figure 15.4 UiMR register NOTE2 deleted		
		253	Table 15.5 NOTE2 added		
		261	Figure 16.2 NOTE4 deleted		
		262	Figure 16.3 NOTE4 deleted		
		263	Figure 16.4 NOTE2 deleted		
		264	Figure 16.5 NOTE1 deleted		
		265	Figure 16.6 NOTE2 revised and NOTE7 deleted		
		266	Figure 16.7 NOTE5 revised		
		267	Figure 16.8 Registers SSTDR and SSRDR; NOTE1 deleted		
		288	16.2.8.1 deleted		
		292	Figure 16.24 NOTE6 deleted		
		293	P3 Figure 16.25 NOTE5 deleted		
		294	Figure 16.26 NOTE7 deleted		
		295	Figure 16.27 NOTE3 deleted		
		296	Figure 16.28 NOTE7 deleted		
		297	Figure 16.29 Registers SAR, ICDRT, and ICDRR; NOTE1 deleted		
		321	16.3.8.1 deleted		
		350	18.7 revised		
		351	Table 19.2 revised		
		356	Table 19.3 revised		
		358	19.4.2.4 revised		
		359			
		360	Figure 19.5 NOTES 3 and 5 revised		
		362	Figure 19.7 NOTE5 revised		
		364	Figure 19.9 revised		
		365	Figure 19.11 revised		
		367	19.4.3.4 revised		
		368	Figure 19.13 revised		
		370	Figure 19.15 revised		
		387	Table 20.10 revised		
		410	Table 20.39 NOTE4 added		
		412	Table 20.42 revised		
		428	Figure 21.1 NOTE2 revised		
		430	21.3.1 revised		
		431 to 434	21.3.2.1 to 21.3.2.4 added		

D	Data		Description			
Rev.	Date	Page	Summary			
1.20	May 18, 2007	440	21.5.1.2 and 21.5.2.1 deleted			
		442	21.7 revised			
		450	Appendix Figure 3.1 NOTE1 revised			
1.30	Jun 01, 2007	162	Figure 14.15 TRBPR register NOTE2 revised			
		176	14.2.5 NOTE revised			
		328	Figure 17.6 revised			
		329	Figure 17.7 "B0CLR bit" revised			
		331	Figure 17.9 revised			
		433	Figure 21.3 revised			
2.00	Mar 01, 2008	1, 407	1.1, 20.2 "J and K versions are" deleted			
		5, 7	Table 1.3, Table 1.4 revised			
		11	Table 1.6 NOTE3 added			
		15, 16	Figure 3.1, Figure 3.2; "Expanded area" deleted			
		17	Table 4.1 "002Ch" added			
		18	Table 4.2 "0036h"; J, K version "0100X000b" \rightarrow "0100X001b"			
		27, 137, 356	Figure 5.5, Figure 13.2, Figure 19.4; "OFS Register" revised			
		67	Table 7.14 revised			
		70	Table 7.26 revised			
		71	Table 7.28 revised			
		80	Figure 10.1 revised			
		81	Figure 10.2 "Set to 0." \rightarrow "Do not set to 1."			
		85	Figure 10.6 "FRA7 Register" added			
		90	10.2.2 revised			
		93	10.4.9 added			
		95	10.5.1.4 " clock" \rightarrow " on-chip oscillator"			
		114	Table 12.2 "Reference" revised			
		124	12.2.1 "The INT0 pin is shared" deleted Table 12.6 added			
		142	Table 14.1 "• fC32" deleted			
		143	Figure 14.1 "TSTART" \rightarrow "TCSTF"			
		159	14.2 "The reload register and" deleted Figure 14.2 "TSTRAT" \rightarrow "TSTART"			
		162	Figure 14.15 revised			
		166	Table 14.8 "(P1_3)" "• TRBO pin select function" added			
		169, 174	Table 14.9, Table 14.10 "• TRBO pin select function" added			
		170	Figure 14.20 " When write," \rightarrow " If necessary,"			
		189	Figure 14.33 revised			
		192	Figure 14.36 TRCIOR0: b3 revised, NOTE4 added			

			Description		
Rev.	Date	Page Summary			
2.00	Mar 01, 2008	199	14.3.4 "The TRCGRA register can also select fOCO128 signal" added		
			Table 14.16 revised		
		200	0 Figure 14.42 revised		
		201	Figure 14.43 b3 revised, NOTE3 added		
		206	6 Figure 14.47 b3 revised		
		209	Figure 14.50 "• The CCLR bit 0" \rightarrow "• The CCLR bit 1"		
		210	Table 14.20 revised		
		216	Table 14.22 revised		
		239	Figure 14.78 revised		
		246	Figure 15.6 "(b7-b4)" → "(b7-b6)"		
		257	Table 15.7 revised		
		263	Figure 16.3 "Cannot write to this." \rightarrow "The SOLP bit"		
		266	Figure 16.6 NOTE7 added		
		283	Figure 16.18 revised		
		297	Figure 16.28 NOTE7 added		
		323	Figure 17.1 revised		
		328	Figure 17.5 revised		
		329	Figure 17.6 revised		
		332	Figure 17.9 revised		
		335	Figure 17.12 revised		
		349	Figure 18.10 revised		
		373	Table 19.6 "FRM0 Register" \rightarrow "FMR0 Register"		
		382, 407	382, 407 Table 20.2, Table 20.35; NOTE2 revised		
		388	388 Table 20.10 revised, NOTE4 added		
		438	Figure 21.4 revised		
		450	Appendix Figure 2.2 revised		
2.10	Sep 26, 2008	—	"RENESAS TECHNICAL UP DATE" reflected: TN-16C-A172A/E		
		31	Figure 5.9 revised		
		60	Figure 7.8 NOTE3 revised		
		61	Figure 7.9 NOTE2 revised		
		143	Figure 14.1 revised		
		151	Figure 14.7 TOENA bit revised		
		280	16.2.5.4 "When exiting transmit/receive set the RE bit to 1." added		
		352	Table 19.1 NOTE1 revised		
		384, 409	Table 20.4, Table 20.37 NOTE2, NOTE4 revised		
		385, 410	10 Table 20.5, Table 20.38 NOTE2, NOTE5 revised		
		411	Table 20.39 Parameter: Voltage monitor 1 reset generation time addedNOTE5 added		
			Table 20.40 revised		

Rev.	Date	Description				
Nev.		Page	Summary			
2.10	Sep 26, 2008	412	12 Table 20.41 revised			
			Figure 20.22 revised			

R8C/26 Group, R8C/27 Group Hardware Manual

Publication Dat	e:		Jan 30, 2006 Sep 26, 2008
,		0	c Planning Div. nology Corp.

 $\ensuremath{\mathbb{C}}$ 2008. Renesas Technology Corp., All rights reserved. Printed in Japan

R8C/26 Group, R8C/27 Group Hardware Manual





Renesas Technology Corp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan