

R8A66154SP 8-bit I/O EXPANDER WITH LED DRIVE FUNCTION

REJ03F0285-0100 Rev. 1.00 Dec.08.2009

DESCRIPTION

R8A66154 is a semiconductor integrated circuit which has 8-bit shift register function to execute serial in parallel out conversion and parallel in - serial out conversion.

Built in two shift registers for serial in - parallel out and parallel in - serial out are constructed independently, This IC is able to read serial input data into a shift register while output the serial data converting from the parallel data input.

Also, parallel data I/O pins can be set to input mode or output mode by a bit.

R8A66154 is useful in a wide range of applications, such as MCU (micro controller unit) I/O port extension and serial bus system data communication.

Moreover, R8A66154 can be used as the anode common LED drive, too.


FEATURES

- Bi-directional serial communication with MCU
- Serial data can be input during parallel to serial data conversion
- Parallel data I/O pins can be set input mode or output mode by a bit
- Schmitt input (DI, CLK, /S, /CS)
- N-ch open drain output (DO, D1~D8).
 High output current IoL=24mA (at Vcc=4.5V), IoL=15mA (at Vcc=3.0V)
- Parallel data I/O pins (D1~D8)
- Wide supply voltage range (Vcc=2.0 to 6.0V)
- Wide operating temperature range (Ta=-40 to 85°C)


APPLICATION

- Serial parallel or parallel serial data conversion for MCU peripheral.
- Serial bus control by MCU.
- LED array drive, The various LED display modules.

PIN CONFIGURATION (TOP VIEW)



BLOCK DIAGRAM



FUNCTION

The R8A66154 is produced by using the silicon gate CMOS technology and has low power dissipation and high noise margin.

Built in two shift registers for serial in-parallel out (Shift register 2) and parallel in-serial out (Shift register 1) are constructed independently, R8A66154 is able to read serial input data into a shift register while output the serial data converting from the parallel data input.

Serial output operation of 8-bit parallel latched data and serial input operation from MCU are started when /CS is changed from "H" to "L".

8-bits parallel data are latched by the negative edge of /CS and are output from the DO terminal synchronously to the negative edge of CLK, and also the DI terminal read serial input data from MCU and are written into the internal shift register 2.

The 9th and following shift clock pulse are ignored and serial input data is masked, and DO terminal becomes high-impedance ("High-Z").


When /CS is changed from "L" to "H", 8-bits serial data which is read from the DI terminal are output to the D1~D8 terminals as parallel data.

As the output circuit type of D1~D8 terminals is N-ch open drain output, write data "H" for pins which should be set to input mode.

DESCRIPTION OF OPERATION

- (1) When power ON, the status of DO and D1~D8 terminals are not determined. These terminals are turn to high-impedance when "L" is input to the /S terminal.
- (2) By the negative edge of /CS, the status of D1~D8 terminals is loaded on shift register 1.
- (3) Synchronous to the negative edge of CLK, 8-bit loaded data is serial output from the DO terminal.
- (4) Synchronous to the positive edge of CLK, 8-bit serial input data from DI is written into the shift register 2.
- (5) The 9th and following shift clock pulse are ignored and the serial data input operation is stopped. And the DO terminal becomes high-impedance ("High-Z").
- (6) By the positive edge of /CS, input data described in (4) is output to D1~D8 terminals.
- (7) Shift register 1 loads the AND tie data of external parallel input data and latched data on parallel output latch.
- (8) If the /CS is changed from "L" to "H" before reaches the 8th bit of CLK, parallel output latch latches data which has been written on shift register 2 and output it to D1~D8 terminals. Serial data after this since is ignored and the DO terminal becomes high-impedance.
- (9) Input/output mode set to D1~D8 terminals are done by the serial input data to the DI terminal. Terminals which "H" is written are set to input, and "L" is written are set to output.

OPERATION TIMING CHART



ABSOLUTE MAXIMUM RATINGS (Ta=-40~85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
VCC	Supply voltage		-0.5 ~ +7.0	V
VI	Input voltage		-0.5 ~ Vcc+0.5	V
Vo	Output voltage		-0.5 ~ Vcc+0.5	V
Ю	Output current per output pin		50	mA
ICC	Supply / GND current	VCC, GND	230	mA
Pd	Power dissipation	(Note)	500	mW
Tstg	Storage temperature range		-65 ~ 150	°C

Note: R8A66154SP: Ta=-40~+80°C. Ta=80~85°C are derated at -12 mW/°C.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Unit		
Symbol	i alametei	Min.	Тур.	Max.	Offic
Vcc	Supply voltage	2.0		6.0	V
VI	Input voltage	0		Vcc	V
VO	Output voltage	0		Vcc	V
Topr	Operating temperature range	-40		85	°C

ELECTRICAL CHARACTERISTICS (Vcc=2.0~6.0V, Ta=-40~85°C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit
Symbol	Faiametei	lest coi	iditions	Min.	Тур.	Max.	Ullit
VT+	Positive going threshold voltage (*1)			0.35 x Vcc		0.80 x Vcc	V
VT-	Negative going threshold voltage (*1)	Vo=0.1V, Vc I lo l=20uA	c-0.1V	0.20 x Vcc		0.65 x Vcc	V
VIH	"H" input voltage (*2)]		0.75 x Vcc			V
VIL	"L" input voltage (*2)	1				0.25 x Vcc	V
VOL	"L" output voltage	VI=VT+,VT- Vcc=4.5V	IOL=24mA			0.5	V
		VI=VT+,VT- Vcc=3.0V	IOL=15mA			0.5	V
		VI=VT+,VT- Vcc=2.0V	IOL=8mA			0.3	V
Ю	Output leakage current	Vcc=6V	Vo=Vcc Vo=GND			10 -10	uA
IIH	"H" input current	VI=Vcc, V	cc=6V			1	
IIL	"L" input current	VI=GND, V	cc=6V			-1	uA
Icc	Quiescent supply current	VI=Vcc, GNE)			100	uA

*1 : DI, CLK, /CS, /S

*2: D1~D8



SWITCHING CHARACTERISTICS

(Vcc=2.0~6.0V, Ta=-40~85°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Faranielei	rest conditions	Min.	Тур.	Max.	Offic
fmax	Maximum repeat frequency				1.9	MHz
tPLZ	Output "L-Z" and "Z-L" propagation time				400	ns
tPZL	CLK - DO	CL=50pF			400	ns
tPLZ	Output "L-Z" and "Z-L" propagation time	RL=1kΩ			400	ns
tPZL	/CS - D1~D8	(note1)			400	ns
tPLZ	Output "L-Z" propagation time /S - DO, /S - D1~D8				400	ns


TIMING REQUIREMENTS

(Vcc=2.0~6.0V, Ta=-40~85°C, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
		rest conditions	Min.	Тур.	Max.	Offic
tw	CLK, /CS, /S pulse width		260			ns
	Setup time of DI to CLK		130			ns
tsu	Setup time of /CS to CLK		130			ns
	Setup time of D1~D8 to /CS		130			ns
	Hold time of DI to CLK		130			ns
th	Hold time of /CS to CLK		130			ns
	Hold time of D1~D8 to /CS		130			ns
trec	Recovery time of /CS to /S		130			ns

NOTE1: TEST CIRCUIT

- (1) The pulse generator (P.G.) has the following characteristics (10%~90%) tr=6ns, tf=6ns, Zo=50 Ω
- (2) The capacitance CL includes stray wiring capacitance and the probe input capacitance.




TIMING DIAGRAM



PACKAGE OUTLINE

Package	RENESAS Code	Previous Code	
16pin SOP	PRSP0016DJ-A	16P2X-E	



All trademarks and registered trademarks are the property of their respective owners.

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application critical expensions of the purpose of any other military use. When exporting the products or technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to the date this document in the such and the procedure of the procedure of



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

ı		
l		
l		
l		
l		
l		
l		
l		
1		