

# R96DFX 9600 bps MONOFAX® Modem with Error Detection and DTMF Reception

### INTRODUCTION

The Rockwell R96DFX MONOFAX modem is a synchronous 9600 bits per second (bps) half-duplex modem with error detection and DTMF reception. The modem is housed in a single VLSI device package.

The modem can operate over the public switched telephone network (PSTN) through line terminations provided by a data access arrangement (DAA).

The R96DFX is designed for use in Group 3 facsimile machines.

The modem satisfies the requirements specified in CCITT recommendations V.29, V.27 ter, V.21 Channel 2, and T.4, and meets the binary signaling requirements of T.30.

The modem can operate at 9600, 7200, 4800, 2400, or 300 bps, and also includes the V.27 ter short training sequence option.

The modem can also perform HDLC framing according to T.30 at 9600, 7200, 4800, 2400, or 300 bps.

The modem features a programmable DTMF receiver and three programmable tone detectors which operate concurrently with the V.21 channel 2 receiver.

The voice mode allows the host computer to efficiently transmit and receive audio signals and messages.

The modem is available in either a 68-pin plastic leaded chip carrier (PLCC) package or a 64-pin quad in-line package (QUIP). Figure 1 shows the modem in the PLCC package. The general modem interface is illustrated in Figure 2.

The modem's small size and low power consumption allow the design of compact system enclosures for use in both office and home environments.

Additional modem information is described in the 9600 bps MONOFAX Modem Designer's Guide (Order No. 820).

### **FEATURES**

- Group 3 facsimile transmission/reception
  - CCITT V.29, V.27 ter, T.30, V.21 Channel 2, T.4
  - HDLC Framing at all speeds
- V.27 ter short train
- Concurrent DTMF, FSK, and tone reception.
- · Voice mode transmission/reception
- Half-duplex (2-Wire)
- Maximum transmit level: 0 dBm programmable to –15 dBm
- Receive dynamic range: 0 dBm to -43 dBm
- · Programmable dual tone generation
- · Programmable tone detection
- · Programmable turn-on and turn-off thresholds
- Programmable interface memory interrupt
- Diagnostic capability
  - Allows telephone line quality monitoring.
- Equalization
  - Automatic adaptive
  - Compromise cable (selectable)
- · DTE interface: two alternate ports
  - Selectable microprocessor bus (6500 or 8085)
  - CCITT V.24 (EIA-232-D compatible) interface
- TTL and CMOS compatible
- Low power consumption: 370 mW (typical)
- Single Package
  - 68-pin PLCC
  - 64-pin QUIP
- Compatible with R96MFX and R96EFX modems

MONOFAX is a registered trademark of Flockwell International




Figure 1. R96DFX MONOFAX Modem in 68-Pin PLCC




Figure 2. R96DFX MONOFAX Modem General Interface

### 9600 bps MONOFAX Modem with DTMF Reception

#### **TECHNICAL SPECIFICATIONS**

### Configurations, Signaling Rates and Data Rates

The selectable modem configurations, along with the corresponding signaling (baud) rates and data rates, are listed in Table 1.

### Tone Generation

The modem can generate voice-band single or dual tones from 0 Hz to 4800 Hz with a resolution of 0.15 Hz and an accuracy of 0.01%. Tones over 3000 Hz are attenuated. Dual tone generation allows the modem to operate as a programmable DTMF dialer.

### **Data Encoding**

The data encoding conforms to CCITT recommendations V.29, V.27 ter, and V.21 Channel 2.

### **Automatic Adaptive Equalizer**

An adaptive equalizer in V.29 and V.27 ter modes compensates for transmission line amplitude and group delay distortion.

### Compromise Cable Equalizers

Compromise equalization can improve performance when operating over low quality lines. The modem has cable equalizers selected by the CABLE1 and CABLE2 inputs with the characteristics shown in Table 9 (under CABLE1 and CABLE2 signal description). The selected filter operates in both transmit and receive paths.

#### Transmitted Data Spectrum

The transmitted data spectrum is shaped in the baseband by an excess bandwidth finite impulse response (FIR) filter with the following characteristics:

When operating at 2400 baud, the transmitted spectrum is shaped by a square root of 20% raised cosine filter.

When operating at 1600 baud, the transmitted spectrum is shaped by a square root of 50% raised cosine filter.

When operating at 1200 baud, the transmitted spectrum is shaped by a square root of 90% raised cosine filter.

The transmit spectrum characteristics assume that the cable equalizers are disabled.

The out-of-band transmitter energy levels in the 4 kHz – 50 kHz frequency range are below –55.0 dBm.

### Turn-on Sequence

Transmitter turn-on sequence times are shown in Table 2.

### **Turn-off Sequence**

For V.27 ter, the turn-off sequence consists of approximately 10 ms of remaining data and scrambled ones at 1200 baud or approximately 7 ms of data and scrambled ones at 1600 baud followed by a 20 ms period of no transmitted energy.

For V.29, the turn-off sequence consists of approximately 5 ms of remaining data and scrambled ones followed by a 20 ms period of no transmitted energy.

In V.21, the transmitter turns off within 7 ms after RTS goes false.

When operating in parallel data mode, the turn-off sequence may be extended by 8 bit times.

When HDLC is selected, the turn-off sequence may be extended by more than 8 bit times.

Table 2. Turn-On Sequence Times

	RTS On to CTS On			
Configuration	Echo Protector Tone Disabled	Echo Protector Tone Enabled		
V.29 (Ali Speeds)	253 ms	441 ms		
V.27 ter 4800 bps Long Train	708 ms	913 ms		
V.27 ter 4800 bps Short Train	50 ms	255 ms		
V.27 ter 2400 bps Long Train	943 ms	1148 ms		
V.27 ter 2400 bps Short Train	67 ms	272 ms		
V.21 300 bps	≤14 ms	≤14 ms		

Table 1. Configurations, Signaling Rates and Data Rates

Configuration	Modulation <sup>1</sup>	Carrier Frequency (Hz) ± 0.01%	Data Rate (bps) ± 0.01%	Baud (Symbols/Sec.)	Bits per Symbol	Constellation Points
V.29 9600	QAM	1700	9600	2400	4	16
V.29 7200	QAM	1700	7200	2400	ġ	Ä
V.29 4800	QAM	1700	4800	2400	ž	Ā
V.27 ter 4800	DPSK	1800	4800	1600	3	Ř
V.27 ter 2400	DPSK	1800	2400	1200	2	4.
V.21 300	FSK	1650,1850	300	300	1	

Notes: 1. Modulation legend:

d: QAM DPSK Quadrature Amplitude Modulation Differential Phase Shift Keying Frequency Shift Keying

### 9600 bps MONOFAX Modem with DTMF Reception

#### Transmit Level

The transmitter output level is programmable in the DSP RAM from 0 dBm to -15.0 dBm and is accurate to  $\pm$  1.0 dBm. The modem adjusts the output level by digitally scaling the output to the transmitter's digital-to-analog converter.

#### Scrambler/Descrambler

The modem incorporates a self-synchronizing scrambler/descrambler in accordance with V.29 or V.27 ter recommendations, depending on the selected configuration.

### Receive Dynamic Range

The receiver satisfies PSTN performance requirements for received line signal levels from 0 dBm to -43 dBm measured at the Receiver Analog Input (RXA) input. An external input buffer and filter must be supplied between RXA and RXIN.

The default values of the programmable Received Line Signal Detector (RLSD) turn-on and turn-off threshold levels are -43 dBm and -48 dBm, respectively. The RLSD threshold levels can be programmed over the following range:

Turn on: -10 dBm to -47 dBm Turn off: -10 dBm to -52 dBm

#### **Receiver Timing**

The timing recovery circuit can track a  $\pm$  0.01% frequency error in the associated transmit timing source.

#### **Carrier Recovery**

The carrier recovery circuit can track a  $\pm$  7 Hz frequency offset in the received carrier.

### Clamping

Received <u>Data</u> (RXD) is clamped to a constant mark whenever RLSD is off.

#### **Tone Detectors**

The tone detector signal path is separate from the main received signal path thus enabling tone detection to be independent of the receiver status. Tone detector 3 operates in all receive modes. Tone detectors 1 and 2 operate in all non-high speed receive modes. The filter coefficients of each filter are host programmable in RAM.

#### Voice Mode

The voice mode enables the host to efficiently transmit and receive audio signals and messages. In this mode, the host can directly access modem analog-to-digital (A/D) and digital-to-analog (D/A) converters. Incoming analog voice signals can then be converted to digital format and digital signals can be converted to analog voice output,

### **General Specifications**

The modem power and environmental requirements are shown in Tables 3 and 4, respectively.

**Table 3. Power Requirements** 

Voltage	Current (Typ.) @ 25°C	Current (Max.) @ 0°C	
+5 VDC ±5%	60 mA	64 mA	
5 VDC ±5%	14 mA	16 mA	

Note: Input voltage ripple ≤ 0.1 volts peak-to-peak. The amplitude of any frequency between 20 kHz and 150 kHz must be less than 500 μV peak.

Table 4. Environmental Requirements

Parameter	Specification
Temperature Operating Storage	0°C to 70°C (32 °F to 158°F) -55°C to 125°C (-67°F to 257°F)
Relative Humidity	Up to 90% noncondensing, or a wet builb temperature up to 35°C, whichever is less.

### 9600 bps MONOFAX Modem with DTMF Reception

### HARDWARE INTERFACE SIGNALS

The modem functional hardware interface signals are shown in Figure 3. In this diagram, any point that is active when exhibiting the relatively more negative voltage of a two-voltage system (e.g., 0 VDC for TTL or -12 VDC for EiA-232-D) is called active low and is represented by a small circle at the signal point. Active low signals are overscored (e.g., POR).

Edge-triggered clocks are indicated by a small triangle (e.g., DCLK).

Open-collector (open-source or open-drain) outputs are denoted by small half circle (e.g., signal IRQ).

A clock intended to activate logic on its rising edge (low-tohigh transition) is called active low, while a clock intended to activate logic on its falling edge (high-to-low transition) is called active high. When a clock input is associated with a small circle, the input activates on a falling edge. If no circle is shown, the input activates on a rising edge.

The modem pin assignments are shown in Figure 4. The pin assignments are listed by pin number in Table 5.

The hardware interconnect signals shown in Figure 3 are listed by functional group in Table 6. The digital and analog signal interface characteristics are defined in Table 7 and Table 8, respectively. The hardware interface signals are defined in Table 9.




Figure 3. Modem Functional Interconnect Diagram




Figure 4. Modem Pin Assignments

Table 5. Modem Pin Assignments

68-Pin PLCC	64 Din Ollin	012	T 172
Pin Number	64-Pin QUIP Pin Number	Signal Name	I/O Type
3	1	RS1	IA
4	2	RS0	IA
5 6	3	NC NC	
l š	-	EN85I	R
9	4	EN85	R
10 11	5	PORI XTLI	ID R
12	6 7	XTLO	R
13	8	12 MHZ	OD .
14 15	9	6 MHZ +5VD	OD PWR
16	11	DCLKI	R
17	12	SYNCIN2	R
68 18	13 14	DGND1	GND
19	15	CTS	OA IA
20	16	DCLK	OA
21	17	EYESYNC	OA
22 23	18 19	EYECLK EYEX	OA. OA
24	20	ADIN	Ř
25	21	DAOUT	R
52 53	22 23	AGND1 AGCIN	R
30	24	AGUIN AGND2	R GND
31	25	-5VA	PWR
32 33	26 27	AUXI FOUT	AC .
33	28	TXOUT	R AA
35		AES	R
36 37	29	AEE	R
38	30	NC ECLKIN1	R
39	31	+5VA	PWR
40 41	32 33	CABLE1	IB IB
42	33	CABLE2 RCVI	IB R
43	35	FiN	R .
44 45	36 37	AOUT	R
46 46	38	RXIN ECLKIN2	AB R
47	39	ADOUT	Ř
48 49	40 41	DAIN	R
50	42	SYNCIN1 RCI	R
51	43	PORO	OE
26 27	44 45	EYEY	OA.
28	46	RXD RLSD	OA OA
29	47	<u>RCV</u> O	R
7 54	48 49	RTS DGND2	IA GND
55 55	50	DGNU2 D7	IA/OB
56	51	D6	IA/OB
57 58	52 53	D5 D4	IA/OB IA/OB
59	53 54	D3	IA/OB
60	55	D2 '	IA/OB I
61 62	56 57	D1 D0	IA/OB IA/OB
63	58	IRQ	OC IVOB
64	59	WRITE-R/W	IA .
65 66	60 61	<u>CS</u> READ-∳2	IA IA
67	62	RS4	IA IA
1	63	RS3	IA
Notes: 1 NC	64	RS2	IA .
Notes: 1. NC =	ING CONDECTION, 169	ave pin disconnected	r (open).

I/O Type: Digital signals: see Table 7;Analog signals: see Table 8

# 9600 bps MONOFAX Modem with DTMF Reception

Table 6. Modem Hardware Interface Signals

Name	Type <sup>1</sup>	Description
Power		
XTLI	1	Connect to Crystal/Oscillator
XTLO	Ó	Connect to Crystal/Oscillator
PORO	OE	Power-On-Reset Output
PORI	ID	Power-On-Reset Input
+5VD	PWR	Connect to Digital +5V Power
+5VA	PWR	Connect to Analog +5V Power
–5VA	PWR	Connect to Analog -5V Power
DGND1	GND	Connect to Digital Ground
DGND2	GND	Connect to Digital Ground
AGND1	GND	Connect to Analog Ground
AGND2	GND	Connect to Analog Ground
Microprocessor	Interface	
D7	IA/OB	Data Bus Line 7
D6	<b>IA/OB</b>	Data Bus Line 6
D5	IA/OB	Data Bus Line 5
D4	<b>IA/OB</b>	Data Bus Line 4
D3	IA/OB	Data Bus Line 3
D2	IA/OB	Data Bus Line 2
D1	IA/OB	Data Bus Line 1
D0	IA/OB	Data Bus Line 0
RS4	IA.	Register Select 4
RS3	IA.	Register Select 3
RS2	IA	Register Select 2
RS1	IA	Register Select 1
<u>RS</u> 0	IA	Register Select 0
CS	IA.	Chip Select
READ-02	IA	Read Enable (808X), \$\psi_2\text{Clock (65XX)}
WRITE-R/W	IA	Write Enable (808X), R/W (65XX)
IRQ	<u> </u>	Interrupt Request
V.24 Interface		
סגד	IA.	Transmit Data
RXD	OA	Received Data
RTS	IA	Request to Send
CTS	OA	Clear to Send
RLSD	OA	Received Line Signal Detected
DCLK	OA_	Transmit and Receive Data Clock
Ancillary Signals	<u> </u>	
EN85	IA	Strap High or Low Bus Selection
CABLE1	81	Cable Select 1
CABLE2	IB	Cable Select 2
l		

Table 6. Modem Hardware Interface Signals (Cont'd)

		1
Name	Туре¹	Description
Analog Signals	3	· · · · · · · · · · · · · · · · · · ·
TXOUT	AA	Connect to Smoothing Filter Input
RXIN	AB	Connect to Anti-aliasing Filter Output
AUXI	AC	Auxiliary Analog Input
Serial Diagnos	tic interface	•
EYEX	OA	Serial Eye Pattern X Output
EYEY	OA	Serial Eye Pattern Y Output
EYECLK	OA	Serial Eye Pattern Clock (230.4 kHz)
EYESYNC	OA	Serial Eye Pattern Strobe (9600 Hz)
Overhead		
DCLKI	R	Connect to DCLK
ECLKIN1	R	Connect to EYECLK
ECLKIN2	R	Connect to EYECLK
SYNCIN1	R	Connect to EYESYNC
SYNCIN2	R	Connect to EYESYNC
12 MHZ	OD	12 MHz Output
6 MHZ	OD	6 MHz Output
RCVI	R	Connect to RCVO
RCVO	R	Mode Select Output
ADIN	R	Connect to ADOUT
ADOUT	R	ADC Output
DAIN	R	Connect to DAOUT
DAOUT	R	DAC/AGC Output
EN851	R	Connect to EN85 <sup>4</sup>
AEE	R	Connect to Analog Ground
AES	R	Connect to Analog Ground <sup>4</sup>
AGCIN	R	AGC Input
AOUT	R	Smoothing Filter Output
FIN	R	Connect to FOUT
FOUT	R	Smoothing Filter Output
RCI	R	RC Junction for POR Time Constant

### Notes:

- Digital signals are described in Table 7.
   Analog signals are described in Table 8.
- 2. R = Required overhead connectors; no connection to host equipment.
- 3. Unused inputs tied to +5V or ground require individual  $10 \mathrm{K}\Omega$  series resistors.
- 4. PLCC only.

# 9600 bps MONOFAX Modem with DTMF Reception

Table 7. Digital Interface Characteristics

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Input High Voltage Types IA and IB Type ID	ViH	2.0 0.8(V <sub>CC</sub> )	-	Vcc Vcc	Vdo	
Input High Current Type IB	JIH	-	-	40	μА	V <sub>CC</sub> = 5.25 V, V <sub>IN</sub> = 5.25 V
Input Low Voltage	VıL	-0.3		0.8	Vdc	
Input Low Current Type IB	I <sub>IL</sub>	-	_	-400	μA	V <sub>CC</sub> = 5.25 V
Input Leakage Current Types IA and ID	lin	-	_	±2.5	μА	V <sub>IN</sub> = 0 to +5 V, V <sub>CC</sub> = 5.25 V
Output High Voltage Types OA and OB Type OE	Vон	3.5 2.4	-	_ ·	Vdc	
Output High Current Type OD	Іон	_	<b>-</b> .	-0.1	mA	
Output Low Voltage Types OA and OC Type OB Type OE	Vol	- - -	-	0.4 0.4 0.4	Vdc	iLOAD = 1.6 mA iLOAD = 0.8 mA iLOAD = 0.4 mA
Output Low Current Type OD	lou	-	_	100	μΆ	
Output Leakage Current Types OA and OB	llo	-	-	±10	μΑ	V <sub>IN</sub> = 0.4 to V <sub>CC</sub> -1
Capacitive Load Types IA and ID Type IB	C <sub>L</sub>	<u>-</u>	5 20	_	pF	
Capacitive Drive Types OA, OB, and OC Type OD	Со	-	100 50	- -	pF	
Circuit Type Type IA Type IB Type ID Types OA and OB Type OC and OE Type OD						TTL TTL with pull-up POR TTL with 3-state Open drain Clock
Power Dissipation	Po	-	370	420	mW	Vcc = 5.0 V @ 25°C for Pp typ. vcc = 5.25 V @ 0°C for Pp max.

Table 8. Analog Interface Characteristics

Name	Туре	Characteristic
TXOUT	AA	Maximum output: ±3.03 volts Minimum load: 10K Ω Smoothing filter transfer function:
RXIN	AB	28735.63/(s + 11547.34) Input impedance: > 1M Ω Anti-aliasing filter transfer function: 21551.72/(s + 11547.34)
AUXI	AC	Maximum input frequency:  4800 Hz Input Impedance: > 1M Ω Gain to TXOUT: 0 dBm ±1 dB

# 9600 bps MONOFAX Modem with DTMF Reception

Table 9.	Hardware	Interface	Signal	Definitions
----------	----------	-----------	--------	-------------

		Table 9. Hardware Interface Signal Definitions	T-75-33-05
Label	I/O Type	Signal/Definition	
		OVERHEAD SIGNALS	
XTLI XTLO	0	Crystal In and Crystal Out. The DSP must be connected to an external a 24.00014 MHz crystal and two capacitors, or a square wave generator Figures 6 and 7).	crystal circuit consisting of /sine wave oscillator (see
PORI PORO	ID OE	Power-On-Reset Input.  Power-On-Reset Output. The PORI and PORO pins should be conn bidirectional POR signal. When power is applied to the modem, the moder ms. The modem is ready to use 15 ms after the low-to-high transition of is reinitiated any time the + 5V supply drops below + 3.5V for more than 15 drives POR low for at least 3 μs. POR is not pulsed low by the modem w initiated externally. The POR sequence initializes the modem interface me values.	n pulses (POR) within 350 POR. The POR sequence ims, or an external device hen the POR sequence is
+5VD	PWR	+ 5V Digital Supply. +5VD must be connected to +5V ± 5%.	
-5VA	PWR	+ 5V Analog Supply. +5VA must be connected to +5V ± 5%.	
-5VA	PWR	-5V Analog Supply5VA must be connected to -5V ± 5%.	
DGND1, DGND2	GND	Digital Ground. DGND1 and DGND2 must be connected to digital groun	nd.
AGND1, AGND2	GND	Analog Ground. AGND1 and AGND2 must be connected to analog ground.	ınd.
		MICROPROCESSOR BUS	
		Address, data, control, and interrupt hardware interface signals allow moder of 6500 bus compatible microprocessor. With the addition of external leader compatible with a wide variety of other microprocessors, such as the microprocessor interface allows a microprocessor to change modern channel and diagnostic data, and supervise modern operation by writing status bits.	ogic, the interface can be ne 8080 or 68000, configuration, read or write
D0-D7	IA/OB	Data Lines, Eight bidirectional data lines (D0-D7) provide parallel transfe and the modem. The most significant bit is D7. Data direction is contro (READ-\$\phi2\$) and Write Enable (WRITE-R/W) signals.	r of data between the host olled by the Read Enable
		During a read cycle, data from the DSP interface memory register is gameans of three-state drivers in the DSP. These drivers force the data line for a zero bit. When not being read, the three-state drivers assume their i	s high for a one bit, or low
		During a write cycle, data from the data bus is copied into the selecte register, with high and low bus levels representing one and zero bit state	ed DSP interface memory s, respectively.
RS0-RS4	IA	Register Select Lines. The five active high Register Select Inputs (RS memory registers within the DSP when CS is low. These lines are typic lines A0-A4.	
		When selected by $\overline{\text{CS}}$ low, the DSP decodes RS0 through RS4 to address interface memory registers (00-1F). The most significant address bit is RS0 address bit is RS0. The selected register can be read from, or written into bus (D0-D7).	4 while the least significan
			-
		_	
	1	1	

# 9600 bps MONOFAX Modem with DTMF Reception

Table 9. Hardware Interface Signal Definitions (Cont'd)

Label	I/O Type	Signal/Definition	:
<u>cs</u>	IA	Chip Select. The active low CS input selects and enables the modem DSP for parallel data transfer between the DSP and the host over the microprocessor bus.	
		The CS input line is typically connected to address line A5 through a decoder.	:
READ- <sub>\$2</sub> WRITE-R/W	IA IA	Read Enable—\$\phi 2. Write Enable—R/W. When EN85 is low (8085 bus selected), reading or writing is controlled by the host pulsing either READ or WRITE input low, respectively, during the microprocessor bus access cycle. The read/write timing is:	
			. 1
		Parameter Symbol Min. Max. Units	
		CS Setup Time TCS 0 - ns RSi Setup Time TRS 25 ns Data Access Time TDA - 75 ns Data Hold Time TDHR 10 ns Control Hold Time THC 10 ns Write Data Setup Time TWDS 20 - ns Write Data Hold Time TDHW 10 ns	
		Notes:  1. The device should not be selected continuously for read operations.  2. Read or write operation should be delayed by at least 333 ns after a write operation.	
IRQ	OC	Interrupt Request. IRQ interrupt request output may be connected to the host processor interrupt request input in order to interrupt host program execution for immediate modem service. The IRQ output can be enabled in DSP interface memory to indicate immediate change of conditions in the modem. The use of IRQ is optional depending upon modem application.  The IRQ output structure is an open-drain field-effect-transistor (FET). The IRQ output can be wire-ORed with other IRQ lines in the application system. Any of these sources can drive the host interrupt input low, and the host interrupt servicing process normally continues until all interrupt requests have been serviced (i.e., all IRQ lines have returned high).  Because of the open-drain structure of IRQ, an external pull-up resistor to +5V is required at some point on the IRQ line. The resistor value should be small enough to pull the IRQ line high when all IRQ drivers are off (i.e., it must overcome the leakage currents). The resistor value should be large enough to limit the driver sink current to a level acceptable to each driver. If only the modem IRQ	
		output is used, a resistor value of 5.6K ohms ±20%, 0.25 W, is sufficient.	٠
		V.24 SERIAL INTERFACE  Seven pins provide timing, data, and control signals for implementing a CCITT Recommendation V.24 compatible serial interface. These signals are TTL compatible in order to drive the short wire lengths and circuits normally found within stand-alone modem enclosures or equipment cabinets. For driving longer cables, these signals can be easily converted to EIA-232-D voltage levels.	
TXD	IA	Transmit Data. The modem obtains serial data to be transmitted from the local DTE on the Transmit Data (TXD) input in serial data mode (selected by PDM bit in interface memory), or from the interface memory Transmit Data Register (DBUFF) in parallel data mode (selected by PDM bit).	
RXD	OA	Received Data. The modern presents received serial data to the local DTE on the Received Data (RXD) output and to the interface memory Receive Data Register (DBUFF) in both serial and parallel data modes.	
RTS	IA	Request to Send. The active low RTS input allows the modem to transmit data present at TXD in the serial data mode or in DBUFF in the parallel data mode when CTS becomes active.  The RTS hardware control input is logically ORed with the DTSD by (Table 40) but the control input is logically ORed with the DTSD by (Table 40) but the control input is logically ORed with the DTSD by (Table 40) but the control input is logically ORed with the DTSD by (Table 40) but the control input is logically ORed with the DTSD by (Table 40) but the control input is logically ORed with the DTSD by (Table 40) but the control input is logically ORed with the DTSD by (Table 40) but the control input is logically ORED by (Table 40).	-
		The RTS hardware control input is logically ORed with the RTSP bit (Table 10) by the modem to form the resultant control signal.	

# 9600 bps MONOFAX Modem with DTMF Reception

Table 9.	Hardware	Interface	Signal	Definitions	(Cont'd)
----------	----------	-----------	--------	-------------	----------

		T-75-33-05
Label	I/O Type	Signal/Definition
CTS	OA	Clear To Send. CTS active indicates to the local DTE that the training sequence has been completed and any data present at the TXD input in the serial data mode or in DBUFF in the parallel data mode will be transmitted.
		CTS response times from RTS are shown in Table 2.
		The CTS hardware status output parallels the operation of the CTSP bit (Table 10).
RLSD	OA	Received Line Signal Detector. For V.29 and V.27 ter; $\overline{\text{RLSD}}$ goes active at the end of the training sequence. If energy is above the turn-on threshold and training is not detected, the RLSD off-to-or response time is 804 baud times. The RLSD on-to-off time is 35 $\pm$ 5 ms for V.29 or 11.6 $\pm$ 5 ms for V.27 ter. The RLSD on-to-off time ensures that all valid data bits have appeared on RXD.
		The RLSD programmable threshold levels default to -43 dBm for off-to-on and to -48 dBm for on-to-off. A minimum hysteresis of 2 dBm exists between the actual off-to-on and on-to-off transition levels. The threshold level and hysteresis are measured with an unmodulated 2100 Hz tone applied to the Receiver Analog (RXA) input. Note that performance may be degraded when the received signal level is less than -43 dBm.
DCLK	OA	Data Clock. The modem outputs a single mode-dependent synchronous data clock (DCLK) for USRT timing. The DCLK frequency is 9600, 7200, 4800, 2400, or 300 Hz (± 0.01%) with a duty cycle of 50 ± 1%. (See Figures 6 and 7.)
		Transmit Data (TXD) must be stable during the one microsecond period immediately preceding the rising edge of DCLK and following the rising edge of DCLK.
		ANCILLARY SIGNALS
EN85	IA	Enable 85. The EN85 input selects the modern microprocessor bus compatibility. When EN85 is low, the modern can interface directly to an 8085 compatible microprocessor bus using READ and WRITE. When EN85 is high, the modern can interface directly to a 6500 compatible microprocessor bus using φ2 and RW. In the 6500 configuration, the READ input becomes φ2 and the WRITE input becomes RW. This selection is performed only during initialization, i.e., when power is turned on owhen POR is activated.
CABLE1, CABLE2	IB IB	Cable Equalizer Select 1.  Cable Equalizer Select 2. The CABLE1 and CABLE2 inputs select equalization for the following cable lengths:
		Cable Gain (dB) *
		CABLE2 CABLE1 Length 700 Hz 1500 Hz 2000 Hz 3000 Hz Low Low 0.0 km 0.00 0.00 0.00 0.00
		Low High 1.8 km -0.99 -0.20 +0.15 +1.43 High Low 3.6 km -2.39 -0.65 +0.87 +3.06 High High 7.2 km -3.93 -1.22 +1.90 +4.58
		* Relative to 1700 Hz for length of 0.4 mm diameter cable.
		Modems may be connected by direct wiring, such as leased telephone cable or through the PSTN by means of a data access arrangement. In either case, the modem analog signal is carried by copper wire cabling for at least some of its route.
		To minimize the impact of this copper wire passband shaping, a compromise equalizer with more attenuation at the lower frequencies than at the higher frequencies can be placed in series with the

# 9600 bps MONOFAX Modem with DTMF Reception

Table 9. Hardware Interface Signal Definitions (Cont'd)

3PE D

	,	T-75-33-05	,
Label	I/O Type	Signal/Definition	
		ANALOG SIGNALS	
		The Transmitter Analog Output (TXOUT) and Receiver Analog Input (RXIN) allow modem connection to either a leased line or the PSTN through the appropriate buffering and an audio transformer or a data access arrangement. The Auxiliary Input (AUXI) provides access to the transmitter for summing audio signals with the modem's transmitter output. The analog signal characteristics are described in Table 8.	r r
TXOUT	AA	Transmitter Analog Output. TXOUT can supply a maximum of $\pm$ 3.03 volts into a load resistance of 10K ohms minimum. A 600 ohm line impedance can be matched using an external smoothing filter with a 604 ohm series resistor in its output. The smoothing filter should have a transfer function of 28735.63/(s + 11547.34).	i
RXIN	АВ	Receiver Analog Input. The RXIN input impedance is >1M ohms. RXIN requires an externa anti-aliasing filter between the modem and the line interface, with a transfer function of 21551.72/(s + 11547.34). The maximum input level into the anti-aliasing filter should not be greater than 0 dBm.	1
		The filters required for anti-aliasing on the receiver input and the smoothing filter on the transmitter output have a single pole within the modem's passband (11,542 radians). Internal filters compensate for its presence, therefore, the pole location must not be changed. Some variation from the recommended resistor and capacitor values is permitted as long as the pole is not moved, overall gain is preserved, and the device is not required to drive a load of less than 10K ohms.	) .  -
AUXI	AC	Auxiliary Analog Input. AUXI allows access to the transmitter for the purpose of interfacing with user-provided equipment. Because this is a sampled input, any signal above 4800 Hz will cause allasing errors. The input impedance is > 1M ohm, and the gain to TXOUT is 0 dBm ± 1 dB.	
		DIAGNOSTIC SIGNALS	-
		Four signals provide the timing necessary to create an oscilloscope quadrature eye pattern. The eye pattern is simply a display of the received baseband constellation. By observing this constellation, common line disturbances can usually be identified.	
EYEX, EYEY	OA OA	Serial Eye Pattern X Output.  Serial Eye Pattern Y Output. The EYEX and EYEY outputs provide two serial bit streams containing data for display on the oscilloscope X axis and Y axis, respectively. This serial digital data must first be converted to parallel digital form by two serial-to-parallel converters and then to analog form by two digital-to-analog (D/A) converters.	
		EYEX and EYEY outputs are 9-bit words with their sign bits repeated. The 9-bit data words are shifted out sign bit first. EYEX and EYEY are clocked by the rising edge of EYECLK.	
EYECLK	OA	Serial Eye Pattern Clock. EYECLK is a 230.4 kHz clock. EYECLK* is a clock derived from EYECLK and EYESYNC for shifting EYEX and EYEY data into the serial-to-parallel converters.	
EYESYNC	OA	Serial Eye Pattern Strobe. EYESYNC is a 9600 Hz strobe used for loading the eye pattern D/A converters.	
			-

### 9600 bps MONOFAX Modem with DTMF Reception

### **SOFTWARE INTERFACE**

#### INTERFACE MEMORY

The DSP communicates with the host processor by means of a dual-port, interface memory. The interface memory in the DSP contains thirty-two 8-bit registers, labeled register 00 through 1F (Figure 5). Each register can be read from, or written into, by both the host and the DSP.

The host can control modem operation by writing control bits to DSP interface memory and writing parameter values to DSP RAM through interface memory. The host can monitor modem operation by reading status bits from DSP interface memory and reading parameter values from DSP RAM through interface memory.

Table 10 defines the interface memory bits. In Table 10, interface memory bits are referred to using the format Z:Q. The register number is designated by Z (00 through 1F), and the bit number by Q (0 through 7, 0 = LSB).

Indicates reserved for modern use only.

#### **DSP RAM ACCESS**

T-75-33-05

The DSP contains 16-bit words of random access memory (RAM). Because the DSP is optimized for performing complex arithmetic, the RAM is organized into recomplex (X RAM) and imaginary (Y RAM) parts. The host processor can read or write both the X RAM and the Y RAM.

DSP interface memory is an intermediary during date exchanges between the host and DSP RAM. The address stored in interface memory RAM address registers by the host determines the DSP RAM address for data access.

The 16-bit words are transferred between DSP RAM an DSP interface memory once each baud, or sample time as selected by the BR1 and BR2 bits. The baud rate idetermined by the selected configuration, but the sample rate is fixed at 9600 Hz.

The DSP RAM access functions, codes, and registers are identified in Table 11.

Register	Register	Bit								Default
Function	Address (Hex)	7	6	5	4	3	2	1	0	Value (Bin
Interrupt Handling	1F	PIA	_ ^		PIE	PIREQ	_	_	SETUP	-xxo-xxo
	1E	IA2	LA1	IE2	_	BA2	IE1	_	BA1	0X-0X-
Not Available	1D		_	T -	_	_	_	_		XXXXXXX
OTMF Status	1C	EDET	DTDET	OTS	DTMFD		DT	MF	1 —	
Not Available	1B	_		_	_	_	<b>–</b> ,	_		XXXXXXX
	1A	_	_	_		_	_	-	_	XXXXXXX
	19		_	_	_	_	_	_		XXXXXXX
	18	_	-	_	_	_	_	_	_	XXXXXXX
	17				_		_		_	XXXXXXX
	16	_		_		_	_			XXXXXXXX
RAM Access 2 Control & Status	15	ACC2	0	0	0	0	BR2	WRT2	CR2	00000000
and	14			RAM	ADDRES	\$ 2 (ADD2	)	<u> </u>	•	00000000
HDLC Control	13		X RAM DATA 2 MSB (XDAM2)							
	12	1	X RAM DATA 2 LSB (XDAL2)							
	11	Y RAM DATA 2 MSB (YDAM2)								
	10	Y RAM DATA 2 LSB (YDAL2)/DATA BUFFER (DBUFF)								
High Speed Status	0F	F	ED	I –	_	_		CTSP	CDET	XXXX
	0E	_		<b>—</b>		_		_	_	XXXXXXX
	0D	RX	PNDET						_	XXXXXX
	0C	-	_	DATA	SCR1	PN	P2	P1	SIDLE	хх
Programmable Interrupts	0B	ITBMSK					00000000			
·	0A	TRIG ANDOR ITADRS					00000000			
High Speed Control and HDLC Control & Status	09	OVRUN	EQSV	EQFZ	ZEROC	ABIDL	EOF	CRC	FLAG	-000
Tone Detect and High Speed Control & Status	08	FR3	FR2	FR1	12TH	PNSUC*	1	-	_	0-XXX
Mode Control#	07	RTSP	TDIS	PDM	SHTR	EPT	SQEXT	T2	HDLC	00001000
	06				CON	 F				00010100
RAM Access 1 Control & Status	05	ACC1	0	0	0	0	BR1	WRT1	CR1	10000101
and	04			RAM.	ADDRES	S 1 (ADD1)				00010111
Programmable Interrupt Control	03					ISB (XDAM				
	02					SB (XDAL				
	01					ISB (YDAM				
	00		~		DATA 1 L	<del></del>				

Figure 5. R96DFX DSP Interface Memory Map

### 9600 bps MONOFAX Modem with DTMF Reception

Table 10. Modem Interface Memory Bit Definitions

Mnemonic	Memory Location	Default Value	Name/Description
12TH	8:4	O	Select 12th Order. The one state of 12TH operates the tone detectors as one 12th order filter (uses FR3). The zero state of 12TH operates the tone detectors as three parallel independent 4th order filters (FR1, FR2, FR3). 12TH is operable in FSK, FSK and DTMF receiver, voice, or tone mode (i.e., CONF = 20, 21, 82, or 80, respectively) with RTSP and RTS off.
ABIDL	9:3	-	Abort/Idle. When the modem is configured as a transmitter and control/status bit ABIDL is a 1, the modem will finish sending the current DBUFF byte. The modem will then send continuous ones if ZEROC is a 0, or continuous zeros if ZEROC is a 1. When ABIDL is a 0, the modem will not send continuous ones or zeros. If ABIDL is reset one DCLK cycle after being set, the modem will transmit eight continuous ones if ZEROC is a 0, or eight continuous zeros if ZEROC is a 1. ABIDL is also set by the modem when the underrun condition occurs (bit OVRUN is set) and the modem will send at least eight continuous ones (if ZEROC is 0) or eight continuous zeros (if ZEROC is 1). To stop continuous one or zero transmission, ABIDL must be reset by the host. (HDLC mode only)
			When the modem is configured as a receiver and status bit ABIDL is a 1, the modem has received a minimum of seven consecutive ones. To recognize further occurrences of this abort condition, ABIDL must be reset by the host. (HDLC mode only)
ACC1	5:7	1	RAM Access 1. When control bit ACC1 is a 1, the modem accesses the RAM associated with the address in ADD1 and the CR1 bit. WRT1 determines if a read or write is performed.
ACC2	15:7	0	RAM Access 2. When control bit ACC2 is a 1, the modem accesses the RAM associated with the address in ADD2 and the CR2 bit. WRT2 determines if a read or write is performed.
ADD1	4:0-7	17	RAM Address 1. ADD1 contains the RAM address used to access the modem's X and Y Data RAM (CR1 = 0) or X and Y Coefficient RAM (CR1 = 1) via the X RAM Data 1 LSB and MSB words (2:0-7 and 3:0-7, respectively) and the Y RAM Data 1 LSB and MSB words (0:0-7 and 1:0-7, respectively).
ADD2	14:0-7	00	RAM Address 2. ADD2 contains the RAM address used to access the modem's X and Y Data RAM (CR2 = 0) or X and Y Coefficient RAM (CR2 = 1) via the X RAM Data 2 LSB and MSB words (12:0-7 and 13:0-7, respectively) and the Y RAM Data 2 LSB and MSB words (10:0-7 and 11:0-7, respectively).
ANDOR	A:5	0	AND/OR Bit Mask Function. When control bit ANDOR is a 1 and the programmable interrupt is enabled, the modern will assert IRQ if all the bits in the register specified by ITADRS and masked by ITBMSK are ones. When ANDOR is a 0 and the programmable interrupt is enabled, the modern will assert IRQ if any one of the bits in the register specified by ITADRS and masked by ITBMSK is a one.
BA1	1E:0	-	Buffer Available 1. When set to a 1, status bit BA1 signifies that the modem has either written diagnostic data to, or read diagnostic data from, the Y RAM DATA 1 LSB (YDAL1) register (0:0-7). This condition can also cause IRQ to be asserted (see IE1 and IA1). The host writing to or reading from register 00 resets the BA1 and IA1 bits to 0. (See IE1 and IA1.)
BA2	1E:3	_	Buffer Available 2. When set to a 1, status bit BA2 signifies that, when the modem is in the parallel data mode or the HDLC mode, it has read register 10:0-7 (DBUFF) when transmitting (buffer becomes empty), or it has written register 10:0-7 (DBUFF) when receiving (buffer becomes full). When the modem is not in parallel data mode, the setting of BA2 to a 1 by the modem signifies that the modem has either written diagnostic data to, or read diagnostic data from, the Y RAM DATA 2 LSB (YDAL2) register (10:0-7). These conditions can also cause IRQ to be asserted. The host writing to or reading from register 10 resets the BA2 and IA2 bits to 0. (See IE2 and IA2.)
BR1	5:2	1	Baud Rate 1. When control bit BR1 is a 1, RAM access for ADD1 occurs at the baud rate; when BR1 is a 0, RAM access occurs at the sample rate. This bit must be reset to 0 in FSK, FSK and DTMF receiver, voice, or tone mode (CONF = 20, 21, 82, or 80, respectively).
BR2	15:2	0	Baud Rate 2. When control bit BR2 is a 1, RAM access for ADD2 occurs at the baud rafe; when BR2 is a 0, RAM access occurs at the sample rate. This bit must be reset to 0 in FSK, FSK and DTMF receiver, voice, or tone mode (CONF = 20, 21, 82, or 80, respectively).

**DBUFF** 

10:0-7

### 9600 bps MONOFAX Modem with DTMF Reception

Table 10. Modem Interface Memory Bit Definitions (Cont'd)

T-75-33-05

		Та	ble 10. Modem Interface Memory Bit Definitions (Cont'd)	T-75-33-05
Mnemonic	Memory Location	Default Value	Name/Description	
CDET	F:0	-	Carrier Detected. When status bit CDET is a 1, the receiver has ing sequence, or has turned on due to detecting energy above the data. When CDET is a 0, the receiver is in the idle state or in the	reshold, and is receiving
CONF	6:0-7	14	Configuration. The CONF control bits select one of the following urations:	g transmitter/receiver confiç
l			CONF (Hex) Configuration	
			14 V.29 9600 bps	
			12 V.29 7200 bps	
			11 V.29 4800 bps	
	!		0A V.27 ter 4800 bps	•
			09 V.27 ter 2400 bps	
			20 V.21 Channel 2 300 bps (FSK)	**.
			21 V.21 Channel 2 300 bps (FSK) and DTMF Rec	celver
			(RTS and RTSP off)	
			80 Tone Transmit (RTS or RTSP on),	
			Tone Detect (RTS and RTSP off)	
			82 Voice Mode	
ļ			Configuration Definitions:	
			1. V.29. When a V.29 configuration is selected, the modem ope	rates as specified in CCIT
			Recommendation V.29.	
			2. V.27 ter. When a V.27 ter configuration is selected, the mode	m operates as specified in
i			CCITT Recommendation V.27 ter.	
			3. V.21 Channel 2. When the V.21 Channel 2 configuration is s	elected, the modem opera
			as specified in CCITT Recommendation V.21 channel 2.	
			4. V.21 Channel 2 and DTMF Receiver. When the V.21 Chann	
			figuration is selected, the modem operates as specified in CC	CITT Recommendation V.2
			channel 2 and detects DTMF transmissions.	
			5. Tone Transmit. When the Tone Transmit configuration is se	lected, the modem transmi
	•		single or dual frequency tones in response to RTS or RTSP.	Tone frequencies and amp
			tudes are programmable in the RAM.	
			6. Tone Detect. When the Tone Detect configuration is selecte	
			three 4th order tone detect filters are combined into a single	
			(FR3). If 12TH is not set to a 1, the three tone detect filters a	
			independent (FR1, FR2, and FR3). All tone detect filters are	
			7. Voice Mode. When the Voice Mode configuration is selected	i, the MD and the DM con
000	0.1		ers are available for voice reception and transmission.  Cyclic Redundancy Check error. When status bit CRC is a 1 a	and status hit FOE is a 1-ti
CRC	9:1	_	received frame is in error. When CRC is a 0 and EOF is a 1, the	
			CRC only changes immediately before EOF is set to a 1. (HDLC	
CR1	5:0	1	Coefficient RAM 1 Select. When control bit CR1 is a 1, ADD1 a	
			When CR1 is a 0, ADD1 addresses Data RAM. This bit must be	set according to the desire
			RAM address (Table 11).	
CR2	15:0	0	Coefficient RAM 2 Select. When control bit CR2 is a 1, ADD2 a	addresses Coefficient RAM
			When CR2 is a 0, ADD2 addresses Data RAM. This bit must be	set according to the desire
	ļ		RAM address (Table 11).	
CTSP	F:1	_	Clear To Send Parallel. When set to a 1, status bit CTSP indica	ates to the DTF that the tra
UISE	[ [.,	-	ing sequence has been completed and any data present at TXD	
İ	}		= 1) will be transmitted. CTSP parallels the operation of the CTS	
	]			
DATA	C:5	-	Data Mode. When status bit DATA = 1, the high speed transmitt	ter/receiver is in the data
			mode.	
DOLLEE	10.0 7	1	Date Duffey in the wordled date made the back of the second	d data from the medical bu

Data Buffer. In the parallel data mode, the host obtains received data from the modem by

reading a data byte from DBUFF; the host sends data to the modem to be transmitted by

writing a data byte to DBUFF. The data is received and transmitted bit 0 first.

# 9600 bps MONOFAX Modem with DTMF Reception

Table 10. Modem Interface Memory Bit Definitions (Cont'd)

Mnemonic	Memory Location	Default Value		Na	me/Description		5-33 <u>-</u> 05
DTDET	1C:6	-	nal that satisfice set to a 1 by the received signate following EDE	etected. When the mo es all DTMF criteria e ne modem. The enco al is a valid DTMF sig	odem, configured except on-time, coded DTMF value nal, then DTDE s reset by the m	d as FSK/DTMF receiver, off-time, and cycle-time, D e is available when DTDE I will be set to a 1 approx odem after DTMFD is set	TDET will be T is set. If the imately 11 ms
DTMF	1C:0-3	_	tone is presen		DTDET is set by	ed as FSK/DTMF receive the modem, the encoded are:	
		:	DTMF Symbol	Encoded Output (Hex)	DTMF Symbol	Encoded Output (Hex)	
			1 4 7 * 2 5 8	0 1 2 3 4 . 5 6 7	3 6 9 # A B C D	8 9 A B C D E F	
DTMFD	1C:4	-	bit DTMFD is		gnal has been d	gured as FSK/DTMF rece etected that satisfies all s ding DTMF.	
EDET	1C:7	_	bit EDET is se to a 1 approxim	t to a 1 by the moden mately 20 ms after the	n, the received s e DTMF signal e	jured as FSK/DTMF recei signal may be a DTMF tor energy is detected. This bi fails to satisfy any DTMF	ne. EDET is set it is reset by the
EOF	9:2	_	To convey to t the host must DBUFF) of the	he modem that it is ting set the EOF bit after the EOF bit after the EOF bit after the thick the set of the set o	me to send the f the modem has ain). EOF will be	a transmitter, the EOF bit FCS and ending flag of a litaken the last byte of data reset by the modem after only)	HDLC frame, a (resides in
			ceived a frame		CRC is updated.	tatus bit EOF is a 1, the n EOF must be reset by th mode only)	
EPT	7:3	1	mitted for 187. the training se- energy are train	5 ms followed by 20 i quence. When EPT is	ms of no transm s a 0, neither the ransmission of t	T is a 1, an unmodulated itted energy prior to the tree echo protector tone nor the training sequence except training.	ansmission of the 20 ms of no
EQFZ	9:5	0	Equalizer Fre izer taps is inh		t EQFZ is a 1, up	odating of the receiver's a	daptive equal-
EQSV	9:6	0	when reconfig- are also not up	uring the modem or w	vhen entering th J. This bit is used	adaptive equalizer taps a e training state. Adaptive d in conjunction with the S	equalizer taps
FED	F:7,6	-	Fast Energy I to the following		FED indicates th	ne level of the received sig	gnal according
				FED (Hex)	Energy Le	vel	
				0 1 2 3		y ım-off Threshold ırn-on Threshold	•

### 9600 bps MONOFAX Modem with DTMF Reception

### Table 10. Modem Interface Memory Bit Definitions (Cont'd)

Mnemonic	Memory Location	Default Value	Name/Description
FLAG	9:0	_	FLAG Mode. When the modem is configured as a transmitter and status bit FLAG is a 1, the modem is transmitting a flag sequence. When the modem is configured as a receiver and status bit FLAG is a 1, the modem has received a flag sequence. (HDLC mode only)
FR1	8:5	-	Frequency No. 1. The one state of FR1 indicates that energy is above tone detector 1's detected turn-on threshold (default detection range = 2100 Hz ± 25 Hz). FR1 is operable in FSK, FSK and DTMF receiver, voice, or tone mode (i.e., CONF = 20, 21, 82, or 80, respectively) with RTSP and RTS off.
FR2	8:6	-	Frequency No. 2. The one state of FR2 indicates that energy is above tone detector 2's detected turn-on threshold (default detection range = 1100 Hz ± 30 Hz). FR2 is operable in FSK, FSK and DTMF receiver, voice, or tone mode (i.e., CONF = 20, 21, 82, or 80, respectively) with RTSP and RTS off.
FR3	8:7	-	Frequency No.3. The one state of FR3 indicates that energy is above tone detector 3's de tected turn-on threshold (defauit detection range = 462 Hz ±14 Hz). FR3 is operable in FSF FSK and DTMF receiver, high speed, voice, or tone mode (i.e., CONF = 14, 12, 11, 0A, 09, 20, 21, 82, or 80, respectively) with RTSP and RTS off.
HDLC	7:0	0	HDLC mode. When control bit HDLC is a 1, the modem performs HDLC framing. To become active, the host must set HDLC and PDM followed by the setting of SETUP. When control bit HDLC is a 0, the modem does not perform HDLC framing provided SETUP was set following the resetting of HDLC.
IA1	1E:6	_	Interrupt Active 1. When Interrupt Enable 1 is enabled (IE1 is a 1) and BA1 is set to a 1 by the modem, the modem asserts IRQ and sets status bit IA1 to a 1 to indicate that BA1 goin to a 1 caused the interrupt. The host writing to or reading from register 00 resets IA1 to a 0 (See IE1 and BA1.)
IA2	1E:7	_	Interrupt Active 2. When Interrupt Enable 2 is enabled (IE2 is a 1) and BA2 is set to a 1 by the modem, the modem asserts IRQ and sets status bit IA2 to a 1 to indicate that BA2 goin to a 1 caused the interrupt. The host writing to or reading from register 10 resets IA2 to a 0. (See IE2 and BA2.)
IE1	1E:2	0	Interrupt Enable 1. When control bit IE1 is a 1 (interrupt enabled), the modem will assert IRQ and set IA1 to a 1 when BA1 is set to 1 by the DSP. When IE1 is a 0 (interrupt disabled), BA1 has no effect on IRQ and IA1. (See BA1 and IA1.)
IE2	1E:5	0	Interrupt Enable 2. When control bit IE2 is a 1 (interrupt enabled), the modem will assert IRQ and set IA2 to a 1 when BA2 is set to 1 by the DSP. When IE2 is a 0 (interrupt disabled), BA2 has no effect on IRQ and IA2. (See BA2 and IA2.)
ITADRS	A:0-4	00	Interrupt Address. These 5 bits specify the register upon which the programmable interrupt and ITBMSK will take affect. The address of the byte on which the modern asserts IRQ on a bit or bits in that byte is specified below:
			Host Register ITADRS Host Register ITADRS (Hex) (Hex) (Hex)
			00 00 10 08
			01 10 11 18 02 01 12 09
			03 11 13 19 04 02 14 0A
			05 12 15 1A
			06 03 16 0B 07 13 17 1B
			08 04 18 0C 09 14 19 1C
			0A 05 1A 0D
			0B 15 1B 1D 0C 06 1C 0E
			0D 16 1D 1E 0E 07 1E 0F
			0F 17 1F 1F

# 9600 bps MONOFAX Modem with DTMF Reception

Table 10. Modem Interface Memory Bit Definitions (Cont'd)

36E D

Mnemonic	Memory Location	Default Value	Name/Description
ITBMSK	B:0-7	00	Interrupt Bit Mask. This byte performs a bit mask on the register specified in ITADRS for the programmable interrupt processing. A one in any position in ITBMSK will cause the modem to assert IRQ on the corresponding bit or bits in the register specified by ITADRS according to the ANDOR bit and the TRIG bits if PIE is set by the host and PIREQ is reset by the host.
отѕ	1C:5	-	DTMF On-Time Satisfied. When the modem is configured as FSK/DTMF receiver, status bit OTS is set to 1 by the modem after the on-time criteria is satisfied. This bit is reset by the modem after DTMFD is set or if the received signal fails to satisfy any DTMF criteria.
OVRUN	9:7	<b></b>	Overrun/Underrun. When the modem is configured as a transmitter, and status bit OVRUN is a 1, a transmit underrun condition has occurred. If the host does not load in a new byte of data in DBUFF within eight bit times of loading the previous byte into DBUFF, OVRUN and ABIDL will set. The modem will then automatically send eight continuous ones. The transmission of these ones will continue until the host resets ABIDL. The modem will then finish sending the current group of eight ones and will either start sending another frame (if BA2 is reset) or will transmit continuous flags. The modem will reset OVRUN every time it sets BA2. (HDLC mode only)
			When the modem is configured as a receiver and status bit OVRUN is a 1, an overrun cond tion has occurred. To detect the next overrun condition, the host must reset this bit. (HDLC mode only)
P1	C:1	-	P1 Sequence. When the modem is configured as a high speed transmitter, status bit P1 = 1 indicates the P1 sequence is being sent. When P1 = 0, the P1 sequence is not being transmitted.
			When the modem is configured as a receiver, the P1 bit has no meaning.
P2	C:2	_	P2 Sequence. When the modem is configured as a high speed transmitter, status bit P2 = 1 indicates the P2 sequence is being sent. When P2 = 0, the P2 sequence is not being transmitted.
			When the modem is configured as a high speed receiver, status bit $P2 = 1$ indicates the search for the P2 to PN transition is occurring. When $P2 = 0$ , the P2 to PN transition search is not occurring.
PDM	7:5	0	Parallel Data Mode. When control bit PDM is a 1 and the modem is a transmitter, it accepts data for transmission from DBUFF (10:0-7) rather than the TXD input. When PDM is a 1 and the modem is a receiver, the modem provides the received data to the host using DBUFF (10:0-7).
PIA	1F:7		Programmable Interrupt Active. When control bit PIE is enabled (PIE is a 1) and the interrupt condition is true as specified by ITBMSK, ITADRS, TRIG, and ANDOR, the modem asserts IRQ if PIREQ has been previously reset by the host (usually after servicing the previous interrupt). Status bit PIA is set by the modem when the above occurs. PIA is reset when the host resets PIREQ.
PIE	1F:4	0	Programmable interrupt Enable. When control bit PIE is enabled (PIE is a 1) and the interrupt condition is true as specified by ITBMSK, ITADRS, TRIG, and ANDOR, the modern asserts IRQ if PIREQ has been previously reset by the host (usually after servicing the previous interrupt). Status bit PIA is set by the modern when the above occurs. When PIE is a 0 (interrupt disabled), ITBMSK, ITADRS, TRIG, ANDOR, and PIREQ have no effect on IRQ and PIA.
PIREQ	1F:3	-	Programmable Interrupt Request. When control bit PIE is enabled (PIE is a 1) and the interrupt condition is true as specified by ITBMSK, ITADRS, TRIG, and ANDOR, the modem asserts IRQ if control bit PIREQ has been previously reset by the host. PIREQ is set by the modem when the programmable interrupt condition is true. The host must reset PIREQ after servicing the interrupt since the modem does not reset PIREQ. If PIREQ is not reset when the interrupt condition occurs again, the modem will not assert IRQ.

# 9600 bps MONOFAX Modem with DTMF Reception

Mnemonic	Memory Location	Default Value	T-75-33-05  Name/Description
PN	C:3	-	PN Sequence. When the modem is configured as a high speed transmitter, status bit PN = 1 signals that the PN sequence is being sent. When PN = 0, the PN sequence is not being transmitted.
			When the modem is configured as a high speed receiver, status bit PN = 1 indicates the PN portion of the training sequence is being received. When PN = 0, the PN portion of training is not being received.
PNDET	D:6	-	PN Detected. When status bit PNDET is a 1, the receiver has detected the PN portion of the training sequence. When PNDET is a 0, PN has not been detected.
PNSUC	8:3	_	PN Success. Status bit PNSUC indicates the receiver has successfully trained at the end of the PN portion of the high speed training sequence or that a successful training has not occurred.
RTSP	7:7	0	Request To Send Parallel. The one state of RTSP begins a transmit sequence. The modem will continue to transmit until RTSP is turned off, and the turn-off sequence has been completed. RTSP parallels the operation of the hardware RTS control input. These inputs are "ORed" by the modem.
RX	D:7	_	Receive State. When status bit RX is a 1, the modern is in the receive state and is not transmitting.
SCR1	C:4	_	Scrambled Ones. When the modem is configured as a high speed transmitter, status bit SCR1 = 1 indicates scrambled ones are being sent. When SCR1 = 0, scrambled ones are not being transmitted.,
			When the modem is configured as a high speed receiver, status bit SCR1 = 1 indicates scrambled ones are being received. When SCR1 = 0, scrambled ones are not being received.
SETUP	1F:0	0	Setup. Control bit SETUP bit must be set to a 1 by the host after the host writes a configuration code into the CONF bits (register 6:0-7) or changes a bit in 7:0-6 (register 7 bits 0 through 6). This informs the modem to implement the configuration change. The modem resets the SETUP bit to a 0 when the configuration change is implemented.
SIDLE	C:0	_	Silence/Idle. When the modem is configured as a high speed transmitter, status bit SIDLE 1 indicates the modem is transmitting silence.
			When the modem is configured as a high speed receiver, status bit SIDLE = 1 indicates the modem is waiting for energy (idling).
SHTR	7:4	0	Short Train. When SHTR is a 1 and CONF is either 0A or 09, the modem will perform a V.27 ter short training sequence. A successful V.27 ter long train at the same data rate must precede the short train. The setting of the SHTR bit, along with the setting of the EQSV bit, must be followed by the setting of the SETUP bit.
SQEXT	7:2	0	Squelch Extend. When control bit SQEXT is a 1, the modem's receiver is inhibited from the reception of any signal for 140 ms after the transmitter turn-off.
T2	7:1	0	T/2 Equalizer Select. When control bit T2 is a 1, the linear section of the receiver's adaptive equalizer is T/2 fractionally spaced. When T2 is a 0, the equalizer is T spaced (T = 1 baud time).
TDIS	7:6	0	Training Disable. When control bit TDIS is a 1, the modem as a receiver is prevented from recognizing a training sequence and entering the training state; as a transmitter the moder will not transmit the training sequence when RTS or RTSP is activated.

# 9600 bps MONOFAX Modem with DTMF Reception

Table 10. Modem Interface Memory Bit Definitions (Cont'd)

36E D

this interrupt is the interrupt contion transitions it terrupt condition when the interrugered):  WRT1 5:1 0 RAM Write 1. V data from the Y ADD1 and CR1 X RAM location ACC1 is set to a dressed by ADD registers, respering the Y ADD2 and CR2 X RAM location ACC2 is set to a dressed by ADD and CR2 X RAM location ACC2 is set to a dressed by ADD	pering. These two bits select how the programmable interrupt is to occur if enabled. The user has the option to be continuously interrupted whenever indition is true (DC triggered), to be interrupted only when the interrupt condition from false to true (positive edge triggered), to be interrupted only when the interrupted only when the interrupted in transitions from true to false (negative edge triggered), or to be interrupted upt condition transitions from false to true or from true to false (edge trig-
WRT1 5:1 0 RAM Write 1. V data from the Y ADD1 and CR1 X RAM location ACC1 is set to a dressed by ADD registers, respering to the registers of the Y ADD2 and CR2 X RAM location ACC2 is set to a dressed by ADD and CR2 X RAM location ACC2 is set to a dressed by ADD	TDIC (Hov)
data from the Y ADD1 and CR1 X RAM location ACC1 is set to a dressed by ADD registers, respe- WRT2  15:1  0  RAM Write 2. W data from the Y ADD2 and CR2 X RAM location ACC2 is set to a dressed by ADD	TRIG (Hex) Description
data from the Y ADD1 and CR1 X RAM location ACC1 is set to a dressed by ADD registers, respe- WRT2  15:1  0  RAM Write 2. W data from the Y ADD2 and CR2 X RAM location ACC2 is set to a dressed by ADD	0 DC 1 Positive Edge 2 Negative Edge 3 Edge
data from the Y ADD2 and CR2 X RAM location ACC2 is set to a dressed by ADD	When control bit WRT1 is a 1 and ACC1 is set to a 1, the modem writes the RAM Data 1 registers into its internal RAM at the location addressed by . (When the most significant bit of ADD1 is a 0, the write is performed to the ; when a 1, the write is to the Y RAM location.) When WRT1 is a 0 and a 1, the modem reads data from its internal RAM from the locations add a 1, and CR1 and stores it into the X RAM Data 1 registers and Y RAM Data 1
registers, respec	When control bit WRT2 is a 1 and ACC2 is set to a 1, the modem writes the RAM Data 2 registers into its internal RAM at the location addressed by . (When the most significant bit of ADD2 is a 0, the write is performed to the ; when a 1, the write is to the Y RAM location.) When WRT2 is a 0 and a 1, the modem reads data from its internal RAM from the locations ad-D2 and CR2 and stores it into the X RAM Data 2 registers and Y RAM Data 2 ctively.
XDAL1 2:0-7 - X RAM Data 1 I used in reading	LSB. XDAL1 is the least significant byte of the 16-bit X RAM 1 data word X RAM locations.
XDAL2 12:0-7 - X RAM Data 2 I used in reading	LSB. XDAL2 is the least significant byte of the 16-bit X RAM 2 data word X RAM locations.
XDAM1 3:0-7 - X RAM Data 1 I used in reading	MSB. XDAM1 is the most significant byte of the 16-bit X RAM 1 data word X RAM locations.
XDAM2 13:0-7 - X RAM Data 2 I used in reading	MSB. XDAM2 is the most significant byte of the 16-bit X RAM 2 data word X RAM locations.
YDAL1 0:0-7 - Y RAM Data 1 L used in reading	LSB. YDAL1 is the least significant byte of the 16-bit Y RAM 1 data word or writing Y RAM locations in the modem.
YDAL2 10:0-7 - Y RAM Data 2 L used in reading	SB. YDAL2 is the least significant byte of the 16-bit Y RAM 2 data word or writing Y RAM locations in the modem.
YDAM1 1:0-7 – Y RAM Data 1 M used in reading	MSB. YDAM1 is the most significant byte of the 16-bit Y RAM 1 data word or writing Y RAM locations in the modem.
YDAM2 11:0-7 - Y RAM Data 2 Mused in reading	MSB. YDAM2 is the most significant byte of the 16-bit Y RAM 2 data word or writing Y RAM locations in the modem.
tinuous zeros. W	hen control bit ZEROC is a 1 and ABIDL is a 1, the modem will transmit con-
	When ZEROC is a 0 and ABIDL is a 1, the modem will transmit continuous s 0, ZEROC is disabled. (HDLC mode only)
	s a u and ABIDE is a 1, the modern will transmit continuous 0, ZEROC is disabled. (HDLC mode only)

### 9600 bps MONOFAX Modem with DTMF Reception

Table 11. Modem DSP RAM Access Codes

T-75-33-05

	1	<del></del>	1-/5-3	<del>1 - 0 0</del>
Function	BRx	CRx	ADDx (Hex)	Read Reg.
Received Signal Samples	0	0	15	2,3
Received Signal Samples (Voice Mode) ADCFLP	0	0	A0	0
Demodulator Output	0	0	13	0,1,2,3
Lowpass Filter Output	0	0	02	0,1,2,3
Average Energy	0	0	14	2,3
AGC Gain Word	0	1	15	2,3
AGC Slew Rate	0	0	95	0,1
Tone 1 Frequency	0	1	21	2,3
Tone 1 Level	0	0	22	2,3
Tone 2 Frequency	0	1	22	2,3
Tone 2 Level	0	0	23	2,3
Output Level	0	0	21	2,3
Equalizer Input (Real)	1	0	1E	0,1
Equalizer Input (Imaginary)	1	1	1E	0,1
Equalizer Tap Coefficients	1	1	3A - 61	0,1,2,3
Unrotated Equalizer Output	1	0	1C	0,1,2,3
Rotated Equalizer Output (Eye Pattern)	1	1	17	0,1,2,3
Decision Points (Ideal)	1	0	17	0,1,2,3
Error Vector	1	1	1D	0,1,2,3
Rotation Angle	1	1	0C	0,1
Frequency Correction	1	1	18	2,3
Eye Quality Monitor (EQM)	1	1	0D	2,3
RLSD Turn-on Threshold	0	1	37	2,3
RLSD Turn-off Threshold	0	1	B7	0,1
Receiver Sensitivity (MAXG)	0	1	24	2,3
Minimum On-Time (DTMF)	0	1	1F	2,3
Minimum Off-Time (DTMF)	0	0	1F	2,3
Minimum Cycle-Time (DTMF)	0	0	9F	0,1
Maximum Dropout Time (DTMF)	0	1	9F	0,1
Maximum Speech Energy (DTMF)	0	1	1E	2,3
Frequency Deviation, Low Group (DTMF)	0	0	1D.	2,3
Frequency Deviation, High Group (DTMF)	0	1	1D	2,3
Negative Twist (DTMF)	0	0	1E	2,3
Positive Twist (DTMF)	0	0	9E	0,1

### MODEM INTERFACE CIRCUIT

### **CIRCUIT AND COMPONENTS**

The modem is supplied as a 68-pin PLCC or 64-pin QUIP device to be designed into OEM circuit boards. The recommended modem interface circuits (Figures 6 and 7) illustrate the connections and components required to connect the modem to the OEM electronics.

If the AUXI input is not used, resistors R10 and R16 can be eliminated and AUXI must be connected to AGND2.

When the cable equalizer controls CABLE1 and CABLE2 are connected to long leads that are subject to picking up noise spikes, a 3K ohm series resistor should be used or each input (CABLE1 and CABLE2) for isolation.

Resistors R7 and R17 can be used to trim the transmi level and receive threshold to the accuracy required by the OEM equipment. For a tolerance of ±1 dBm, the 1% resistor values shown are correct for more than 99.8% of the units.

### 9600 bps MONOFAX Modem with DTMF Reception




Figure 6. Recommended Modem PLCC Interface Circuit

# 9600 bps MONOFAX Modem with DTMF Receptio




Figure 7. Recommended Modem QUIP Interface Circuit