

#### RC310xxA

VersaClock 7 Programmable Jitter Attenuator Family

The RC310xxA (RC31008A and RC31012A) are high-performance programmable jitter attenuators with network synchronization capabilities. The devices support JEDEC JESD204B/C for converter synchronization, and SyncE for network-based synchronization.

The RC310xxA devices ideal for driving converter circuits in wire-line infrastructure, data center equipment, and instrumentation applications.

#### **Applications**

- Switches / Routers
- Synchronous Ethernet (SyncE) equipment
- Telecom Time Slave Clock (T-TSC) equipment
- Jitter attenuation for 10 / 25 / 40 / 100 / 200 / 400
   Gbps Ethernet PHYs or Switches
- Small Cell for 4.5G and 5G

#### **Features**

- 169fs RMS typical phase jitter
- PCle® Gen6 Common Clock (CC) 27fs RMS
- Compliant with ITU-T G.8262 and G.8262.1 for synchronous Ethernet Equipment Clock (EEC/eEEC)
- Jitter attenuation with programmable loop bandwidth from 0.1Hz to 12kHz
- 1kHz to 650MHz LVDS/LP-HCSL outputs
- 1kHz to 200MHz LVCMOS outputs
- Simple AC-coupling to LVPECL and CML
- Integrated  $100\Omega$  and  $85\Omega$  LP-HCSL terminations
- JESD204B/C support on differential or singleended outputs with DC-coupling or AC-coupling
- Up to four single-ended or two differential clock inputs; one crystal/TCXO/OCXO input
- Programmable General Purpose Inputs (GPI × 4) and General Purpose Input/Outputs (GPIO × 5)
- 1MHz I<sup>2</sup>C, 400kHz SMBus, or 20MHz SPI support Configuration via internal One-Time Programmable (OTP) memory (up to 27 different configurations), serial interface, or external I<sup>2</sup>C EEPROM.
- Factory programmable internal OTP
- 1.8V, 2.5V, 3.3V, -40° to +85°C operation

- RC31012A 12 differential/24 single-ended outputs
  - 6 × 6 × 0.9 mm 48-QFN package
- RC31008A 8 differential/16 single-ended outputs
  - 5 x 5 x 0.9 mm 40-QFN package with optional integrated crystal




Figure 1. Typical Wire-line Infrastructure Use Case

#### **RC310xxA Block Diagram**




Figure 2. RC310xxA Block Diagram

# **Contents**

1.	Pin Ir	nformation	. 8
	1.1	Pin Assignments – RCxx012A	. 8
	1.2	Pin Descriptions – RCxx012A	. 8
	1.3	Pin Assignments – RCxx008A	11
	1.4	Pin Descriptions – RCxx008A	11
	1.5	Pin Assignments – RCxx008AQ	13
	1.6	Pin Descriptions – RCxx008AQ	13
	1.7	Pin Characteristics	15
2.	Spec	ifications	16
	2.1	Absolute Maximum Ratings	16
	2.2	Recommended Operating Conditions	
	2.3	Electrical Characteristics	
3.		tional Description	
٠.	3.1	Power-Up, Configuration, and Serial Interfaces	
	3.2	Input Clocks	
	0.2	3.2.1 Crystal/Reference Input	
		3.2.2 Clock Inputs	
	3.3	Clock Input Monitors.	
	3.4	APLL	
	J. <del>T</del>	3.4.1 APLL Lock Detector	
	3.5	DPLL	
	3.6	DPLL Reference Selection.	
	5.0	3.6.1 Manual Reference Selection	
		3.6.2 Automatic Reference Selection	
		3.6.3 Hitless Reference Switching	
	3.7	DPLL Operating Modes	
	5.7	3.7.1 Free-run	
		3.7.2 Acquire	
		3.7.3 Normal	
		3.7.4 Holdover	
		3.7.5 Hitless Switch.	
		3.7.6       Write Frequency	
	2 0	DPLL Lock Detector	
	3.8		
	3.9	Output Dividers	
		3.9.1 Integer Output Dividers	
	2.40	3.9.2 Fractional Output Dividers	
	3.10		
		3.10.1 Output Types	
		3.10.2 Output Banks	
4.		cation Information	
	4.1	Recommendations for Unused Input and Output Pins	
		4.1.1 CLKIN/CLKINb [1:0] Inputs	
		4.1.2 LVCMOS Control Pins	
		4.1.3 LVCMOS Outputs	
		4.1.4 Differential Outputs	
	4.2	CLKIN/CLKINb Clock Inputs Interface	52

#### **RC310xxA Datasheet**

	4.3	Overdriving the XTAL Interface	<b>-</b> 2					
	4.3	4.3.1 XTAL Interface Set to Input Buffer Mode						
		·						
		4.3.2 XTAL Interface in XO Mode, Input Buffer Mode Not Selected						
	4.4	Differential Output Terminations	55					
		4.4.1 Direct-Coupled LP-HCSL Termination	55					
		4.4.2 Direct-Coupled LVDS Termination	55					
		4.4.3 AC-Coupled Differential Terminations for Other Protocols	55					
	4.5	Crystal Recommendations	56					
	4.6	External I2C Serial EEPROM Recommendations	56					
	4.7	Power Considerations	56					
		4.7.1 Power Sequencing Considerations	56					
5.	Ther	mal Information	59					
	5.1	VFQFPN ePad Thermal Release Path	59					
	5.2	Thermal Characteristics						
6.	Pack	kage Outline Drawings	32					
7.		king Diagrams						
8.		ering Information						
9.	Revision History 64							

#### RC310xxA Datasheet

# **Figures**

Figure 1. Typical Wire-line Infrastructure Use Case	1
Figure 2. RC310xxA Block Diagram	2
Figure 3. I2C/SMBus Slave Timing Diagram	. 43
Figure 4. SPI Bus Timing	. 45
Figure 5. Programmable Input Buffer Logical Diagram	. 52
Figure 6. Input Buffer Behavior by Protocol	53
Figure 7. 1.2V LVCMOS Driver to XTAL Input Interface	. 54
Figure 8. LVCMOS Driver to XTAL Input Interface	54
Figure 9. LVPECL Driver to XTAL Input Interface	54
Figure 10. Standard HCSL Termination	. 55
Figure 11. Standard LVDS Termination	. 55
Figure 12. AC-Coupling Termination	. 56
Figure 13. Power Supply Sequencing without PWRGD/PWRDN# or PWRGD/RESTART#	. 57
Figure 14. Power Supply Sequencing Recommendations – Power-Up Using PWRGD/PWRDN# or POR#	58
Figure 15. P.C. Assembly for Exposed Pad Thermal Release Path – Side View	. 59
Figure 16. Pin 1 Orientation in Tape and Reel Packaging	. 63

# **Tables**

Table 1. RCxx012A Pin Descriptions	. 8
Table 2. RCxx008A Pin Descriptions	. 11
Table 3. RCxx008AQ Pin Descriptions	. 13
Table 4. Pin Characteristics	. 15
Table 5. Absolute Maximum Ratings	. 16
Table 6. Recommended Operating Conditions	. 17
Table 7. PCIe Refclk Jitter for VDDO = 1.8V	. 17
Table 8. PCIe Refclk Jitter for VDDO = 2.5V	. 19
Table 9. PCIe Refclk Jitter for VDDO = 3.3V	. 20
Table 10. Phase Jitter and Phase Noise – 1.8V VDDO	. 22
Table 11. Phase Jitter and Phase Noise – 2.5V VDDO	. 23
Table 12. Phase Jitter and Phase Noise – 3.3V VDDO	. 25
Table 13. Jitter Attenuator and Network Synchronization	. 26
Table 14. Clock Input Frequencies	. 27
Table 15. External Crystal Characteristics	. 27
Table 16. Internal Crystal Characteristics (Q Versions Only)	
Table 17. Output Frequencies and Startup Times	. 28
Table 18. Output-to-Output, Input-to-Output Skew – LP-HCSL Outputs 1.8V/2.5V/3.3V VDDO	. 28
Table 19. Output-to-Output, Input-to-Output Skew – LVDS Outputs 1.8V/2.5V/3.3V VDDO	
Table 20. Output-to-Output, Input-to-Output Skew – LVCMOS Outputs 1.8V/2.5V/3.3V VDDO	. 29
Table 21. Zero-Delay Buffer Mode Static Phase Offset – 1.8V/2.5V/3.3V VDDO	
Table 22. LVCMOS AC/DC Output Characteristics – 1.8V VDDO	
Table 23. LVCMOS AC/DC Output Characteristics – 2.5V VDDO	. 31
Table 24. LVCMOS AC/DC Output Characteristics – 3.3V VDDO	. 31
Table 25. LVDS AC/DC Output Characteristics – 1.8V VDDO	. 32
Table 26. LVDS AC/DC Output Characteristics – 2.5V/3.3V VDDO	. 33
Table 27. LP-HCSL AC/DC Characteristics, Non-PCle Frequencies – 1.8V VDDO	. 34
Table 28. LP-HCSL AC/DC Characteristics, Non-PCle Frequencies – 2.5V/3.3V VDDO	. 35
Table 29. LP-HCSL AC/DC Characteristics, 100MHz PCIe – 1.8V VDDO	. 36
Table 30. LP-HCSL AC/DC Characteristics, 100MHz PCIe – 2.5V/3.3V VDDO	. 37
Table 31. 100MHz PCIe Output Clock Accuracy and SSC	. 38
Table 32. Spread-Spectrum Programmability	. 39
Table 33. GPI/GPIO Electrical Characteristics – 1.8V VDDD, VDDR, or VDDX	. 40
Table 34. GPI/GPIO Electrical Characteristics – 2.5V VDDD, VDDR, or VDDX	. 40
Table 35. GPI/GPIO Electrical Characteristics – 3.3V VDDD, VDDR, or VDDX	. 41
Table 36. CMOS GPI/GPIO Common Electrical Characteristics	. 41
Table 37. Power Supply Current	. 41
Table 38. I2C/SMBus Bus DC Electrical Characteristics	. 43
Table 39. I2C/SMBus Bus AC Electrical Characteristics	. 43
Table 40. SPI Slave Interface Electrical Characteristics	. 45
Table 41. Power Supply Noise Rejection	. 46
Table 42. Output Bank Source Mapping	. 51
Table 43. VDD Pin Assignments for Outputs, Integer Output Dividers, and Fractional Output Dividers	. 51
Table 44. Input Buffer Programming Options for Specific Signaling Protocols	. 53
Table 45. Thermal Characteristics (48-pin with External Crystal)	. 59
Table 46. Thermal Characteristics (40-pin with External Crystal)	. 60
Table 47. Thermal Characteristics (48-pin with Internal Crystal)	. 60




#### RC310xxA Datasheet

Table 48. Thermal Characteristics (40-pin with Internal Crystal)	 60
Table 49. Thermal Characteristics (32-pin with Internal Crystal)	 61

#### 1. Pin Information

#### 1.1 Pin Assignments - RCxx012A



### 1.2 Pin Descriptions - RCxx012A

Table 1. RCxx012A Pin Descriptions

Number	Name	Туре	Description
1	VDDA	Power	Power supply for analog, 1.8/2.5/3.3V supported.
2	XIN_REFIN	I	Crystal Input or differential reference clock positive input / CMOS single-ended reference clock input.
3	XOUT_REFINb	I/O	Crystal Output or differential reference clock negative input.  This pin should be connected to a crystal. If an oscillator is connected to XIN_REFIN, then this pin must be left unconnected.
4	VDDX	Power	Power supply for Crystal oscillator. 1.8/2.5/3.3V supported.
5	CLKIN0_GPI0	I	Differential clock positive input / CMOS single-ended reference clock input or general purpose input pin GPI0.


Table 1. RCxx012A Pin Descriptions (Cont.)

Number	Name	Туре	Description
6	CLKIN0b_GPI1	I	Differential clock negative input / CMOS single-ended reference clock input or general purpose input pin GPI1.
7	VDDR	Power	Reference input supply. 1.8/2.5/3.3V supported.
8	CLKIN1_GPI2	I	Differential clock positive input / CMOS single-ended reference clock input or general purpose input pin GPI2.
9	CLKIN1b_GPI3	I	Differential clock negative input / CMOS single-ended reference clock input or general purpose input pin GPI3.
10	SCL_SCLK	I	I2C Mode: I <sup>2</sup> C interface bi-directional clock.  SPI Mode: Serial Clock  This pin is 3.3V tolerant.
11	SDA_nCS	I	I2C Mode: I <sup>2</sup> C interface bi-directional data in open-drain mode. SPI Mode: Chip Select (active low) This pin is 3.3V tolerant.
12	VDDD	Power	Power supply for digital core. 1.8/2.5/3.3V supported. When programming the OTP, this supply must be 2.5V or 3.3V.
13	GPIO0	I/O	General purpose input/output.  3-level logic input during power-up and CMOS level logic after unless set to 3-level.
14	GPIO1	I/O	General purpose input/output.  3-level logic input during power-up and CMOS level logic after unless set to 3-level.
15	GPIO2	I/O	General purpose input/output.  3-level logic input during power-up and CMOS level logic after unless set to 3-level.
16	GPIO3	I/O	General purpose input/output.
17	GPIO4	I/O	General purpose input/output.
18	nOUT0b	0	Output Clock 0 negative.
19	OUT0	0	Output Clock 0 positive.
20	VDD00	Power	Supply voltage for output bank 0 and IOD 0. 1.8/2.5/3.3V supported.
21	VDDO1	Power	Supply voltage for output bank 1 and IOD 1. 1.8/2.5/3.3V supported.
22	OUT1b	0	Output Clock 1 negative.
23	OUT1	0	Output Clock 1 positive.
24	VDDO2	Power	Supply voltage for output bank 2 and FOD 0. 1.8/2.5/3.3V supported.
25	OUT2b	0	Output Clock 2 negative.
26	OUT2	0	Output Clock 2 positive.
27	OUT3b	0	Output Clock 3 negative.
28	OUT3	0	Output Clock 3 positive.
29	OUT4b	0	Output Clock 4 negative.
30	OUT4	0	Output Clock 4 positive.
31	OUT5b	0	Output Clock 5 negative.
32	OUT5	0	Output Clock 5 positive.
33	OUT6b	0	Output Clock 6 negative.
34	OUT6	0	Output Clock 6 positive.
35	OUT7b	0	Output Clock 7 negative.

Table 1. RCxx012A Pin Descriptions (Cont.)

Number	Name	Туре	Description
36	OUT7	0	Output Clock 7 positive.
37	VDDO3	Power	Supply voltage for output bank 3 and FOD 1. 1.8/2.5/3.3V supported.
38	OUT8b	0	Output Clock 8 negative.
39	OUT8	0	Output Clock 8 positive.
40	OUT9b	0	Output Clock 9 negative.
41	OUT9	0	Output Clock 9 positive.
42	VDDO4	Power	Supply voltage for output bank 4 and FOD 2. 1.8/2.5/3.3V supported.
43	VDDO5	Power	Supply voltage for output bank 5 and IOD 2. 1.8/2.5/3.3V supported.
44	OUT10b	0	Output Clock 10 negative.
45	OUT10	0	Output Clock 10 positive.
46	OUT11b	0	Output Clock 11 negative.
47	OUT11	0	Output Clock 11 positive.
48	VDDO6	Power	Supply voltage for output bank 6 and IOD 3. 1.8/2.5/3.3V supported.
EPAD	GND	Power	Ground. ePad must be connected to ground before any VDD is applied.

### 1.3 Pin Assignments – RCxx008A



### 1.4 Pin Descriptions - RCxx008A


Table 2. RCxx008A Pin Descriptions

Number	Name	Type	Description
1	XIN_REFIN	I	Crystal Input or differential reference clock positive input / CMOS single-ended reference clock input.
2	XOUT_REFINb	I/O	Crystal Output or differential reference clock negative input.  This pin should be connected to a crystal. If an oscillator is connected to XIN_REFIN, then this pin must be left unconnected.
3	VDDX	Power	Power supply for Crystal oscillator. 1.8/2.5/3.3V supported.
4	CLKIN0_GPI0	I	differential clock positive input / CMOS single-ended reference clock input or general purpose input pin GPI0.
5	CLKIN0b_GPI1	I	differential clock negative input / CMOS single-ended reference clock input or general purpose input pin GPI1.
6	VDDR	Power	Reference input supply. 1.8/2.5/3.3V supported.
7	CLKIN1_GPI2	I	Differential clock positive input / CMOS single-ended reference clock input or general purpose input pin GPI2.
8	CLKIN1b_GPI3	I	Differential clock negative input / CMOS single-ended reference clock input or general purpose input pin GPI3.

Table 2. RCxx008A Pin Descriptions (Cont.)

Number	Name	Туре	Description
			I2C Mode: I <sup>2</sup> C interface bi-directional clock.
9	SCL_SCLK	I	SPI Mode: Serial Clock
			This pin is 3.3V tolerant.
			I2C Mode: I <sup>2</sup> C interface bi-directional data in open-drain mode.
10	SDA_nCS	I/O	SPI Mode: Chip Select (active low)
			This pin is 3.3V tolerant.
11	VDDD	Power	Power supply for digital core. 1.8/2.5/3.3V supported. When programming the OTP, this supply must be 2.5V or 3.3V.
12	GPIO0	I/O	General purpose input/output.  3-level logic input during power-up and CMOS level logic after unless set to 3-level.
13	GPIO1	I/O	General purpose input/output.  3-level logic input during power-up and CMOS level logic after unless set to 3-level.
			General purpose input/output.
14	GPIO2	I/O	3-level logic input during power-up and CMOS level logic after unless set to 3-level.
15	GPIO3	I/O	General purpose input/output.
16	GPIO4	I/O	General purpose input/output.
17	NC	I	Not connected.
18	VDDO1	Power	Supply voltage for output bank 1 and IOD 1. 1.8/2.5/3.3V supported.
19	OUT1b	0	Output Clock 1 negative.
20	OUT1	0	Output Clock 1 positive
21	VDDO2	Power	Supply voltage for output bank 2 and FOD 0. 1.8/2.5/3.3V supported.
22	OUT2b	0	Output Clock 2 negative.
23	OUT2	0	Output Clock 2 positive.
24	OUT3b	0	Output Clock 3 negative.
25	OUT3	0	Output Clock 3 positive.
26	OUT6b	0	Output Clock 6 negative.
27	OUT6	0	Output Clock 6 positive.
28	OUT7b	0	Output Clock 7 negative.
29	OUT7	0	Output Clock 7 positive.
30	VDDO3	Power	Supply voltage for output bank 3 and FOD 1. 1.8/2.5/3.3V supported.
31	OUT8b	0	Output Clock 8 negative.
32	OUT8	0	Output Clock 8 positive.
33	VDDO4	Power	Supply voltage for output bank 4 and FOD 2. 1.8/2.5/3.3V supported.
34	VDDO5	Power	Supply voltage for output bank 5 and IOD 2. 1.8/2.5/3.3V supported.
35	OUT10b	0	Output Clock 10 negative.
36	OUT10	0	Output Clock 10 positive.
37	OUT11b	0	Output Clock 11 negative.
38	OUT11	0	Output Clock 11 positive.
39	VDD06	Power	Supply voltage for output bank 6 and IOD 3. 1.8/2.5/3.3V supported.
40	VDDA	Power	Power supply for analog, 1.8/2.5/3.3V supported.
EPAD	GND	Power	Ground. ePad must be connected to ground before any VDD is applied.

### 1.5 Pin Assignments – RCxx008AQ



## 1.6 Pin Descriptions – RCxx008AQ

Table 3. RCxx008AQ Pin Descriptions

Number	Name	Туре	Description
1	DNC	N/A	Do not connect. This pin should have no stubs.
2	DNC	N/A	Do not connect. This pin should have no stubs.
3	VDDX	Power	Power supply for Crystal oscillator. 1.8/2.5/3.3V supported.
4	CLKIN0_GPI0	I	Differential clock positive input / CMOS single-ended reference clock input or general purpose input pin GPI0.
5	CLKIN0b_GPI1	I	Differential clock negative input / CMOS single-ended reference clock input or general purpose input pin GPI1.
6	VDDR	Power	Reference input supply. 1.8/2.5/3.3V supported.
7	CLKIN1_GPI2	I	Differential clock positive input / CMOS single-ended reference clock input or general purpose input pin GPI2.
8	CLKIN1b_GPI3	I	Differential clock negative input / CMOS single-ended reference clock input or general purpose input pin GPI3.
9	SCL_SCLK	I	I2C Mode: I <sup>2</sup> C interface bi-directional clock. SPI Mode: Serial Clock This pin is 3.3V tolerant.

Table 3. RCxx008AQ Pin Descriptions (Cont.)

Number	Name	Туре	Description
10	SDA_nCS	I/O	I2C Mode: I <sup>2</sup> C interface bi-directional data in open-drain mode.  SPI Mode: Chip Select (active low)  This pin is 3.3V tolerant.
11	VDDD	Power	Power supply for digital core. 1.8/2.5/3.3V supported. When programming the OTP, this supply must be 2.5V or 3.3V.
12	GPIO0	I/O	General purpose input/output.  3-level logic input during power-up and CMOS level logic after unless set to 3-level.
13	GPIO1	I/O	General purpose input/output.  3-level logic input during power-up and CMOS level logic after unless set to 3-level.
14	GPIO2	I/O	General purpose input/output.  3-level logic input during power-up and CMOS level logic after unless set to 3-level.
15	GPIO3	I/O	General purpose input/output.
16	GPIO4	I/O	General purpose input/output.
17	NC	I	Not connected.
18	VDDO1	Power	Supply voltage for output bank 1 and IOD 1. 1.8/2.5/3.3V supported.
19	OUT1b	0	Output Clock 1 negative.
20	OUT1	0	Output Clock 1 positive
21	VDDO2	Power	Supply voltage for output bank 2 and FOD 0. 1.8/2.5/3.3V supported.
22	OUT2b	0	Output Clock 2 negative.
23	OUT2	0	Output Clock 2 positive.
24	OUT3b	0	Output Clock 3 negative.
25	OUT3	0	Output Clock 3 positive.
26	OUT6b	0	Output Clock 6 negative.
27	OUT6	0	Output Clock 6 positive.
28	OUT7b	0	Output Clock 7 negative.
29	OUT7	0	Output Clock 7 positive.
30	VDDO3	Power	Supply voltage for output bank 3 and FOD 1. 1.8/2.5/3.3V supported.
31	OUT8b	0	Output Clock 8 negative.
32	OUT8	0	Output Clock 8 positive.
33	VDDO4	Power	Supply voltage for output bank 4 and FOD 2. 1.8/2.5/3.3V supported.
34	VDDO5	Power	Supply voltage for output bank 5 and IOD 2. 1.8/2.5/3.3V supported.
35	OUT10b	0	Output Clock 10 negative.
36	OUT10	0	Output Clock 10 positive.
37	OUT11b	0	Output Clock 11 negative.
38	OUT11	0	Output Clock 11 positive.
39	VDDO6	Power	Supply voltage for output bank 6 and IOD 3. 1.8/2.5/3.3V supported.
40	VDDA	Power	Power supply for analog, 1.8/2.5/3.3V supported.
EPAD	GND	Power	Ground. ePad must be connected to ground before any VDD is applied.

### 1.7 Pin Characteristics

**Table 4. Pin Characteristics** 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
		CLKIN[1:0], CLKIN[1:0]b, GPI[0:3]	-	2	-	
		SCL_SCLK, SDA_nCS	-	3	-	
C <sub>IN</sub>	Input Capacitance	XIN_REFIN [1]	-	5	-	pF
		XOUT_REFINb [1]	-	4	-	
		GPIO[0:4]	-	5	-	
	Input Pull-Up Resistor	All pins with internal pull up capability	-	52.6	-	kΩ
R <sub>PULLDOWN</sub>	Input Pull-Down Resistor	All pins with internal pull down capability	-	52.6	-	KS 2
Z <sub>OUTDC</sub>	Single-ended LP-HCSL Output Impedance	$50\Omega$ single-ended (100 $\Omega$ differential).	-	51	-	40 to 60Ω
		42.5Ω single-ended (85Ω differential).	-	44	-	34 to 51Ω
		VDDO = 3.3V	-	17.3	-	
	LVCMOS Output Impedance	VDDO = 2.5V.	-	19.5	-	Ω
		VDDO = 1.8V	-	17.6	-	

<sup>1.</sup> When used as clock input.

# 2. Specifications

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the RC310xxA at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

### 2.1 Absolute Maximum Ratings

**Table 5. Absolute Maximum Ratings** 

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V <sub>DD</sub>	Supply Voltage with respect to Ground	Any VDD pin	-0.5	3.63	V
	Input Voltage <sup>[1]</sup>	XIN_REFIN, XOUT_REFINb [2]	-0.5	V <sub>DD</sub> + 0.3	V
V <sub>IN</sub>		CLKIN[1:0]_GPI[1:0], CLKIN[1:0]b_GPI[3:2]	-0.5	V <sub>DD</sub> + 0.3	V
		GPIO[4:0] used as inputs	-0.5	V <sub>DD</sub> + 0.3	V
		SCL_SCLK, SDA_nCS	-0.5	3.63	V
I <sub>IN</sub>	Input Current	CLKIN[1:0]_GPI[1:0], CLKIN[1:0]b_GPI[3:2]	-	±50	mA
	Output Current - Continuous	OUT[11:0], OUT[11:0]b	-	30	mA
1		GPIO[4:0] used as outputs, SDA_nCS	-	25	mA
l <sub>OUT</sub>		OUT[11:0], OUT[11:0]b	-	60	mA
	Output Current - Surge	GPIO[4:0] used as outputs, SDA_nCS	-	50	mA
T <sub>J</sub>	Maximum Junction Temperature		-	150	°C
T <sub>S</sub>	Storage Temperature	Storage Temperature	-65	150	°C
ESD	Human Body Model	JESD22-A114 (JS-001) Classification	-	2000	V
ESD	Charged Device Model	JESD22-C101 Classification	-	500	V

<sup>1.</sup> VDD refers to the VDD pin that supplies the particular input. To determine to which VDD pin the specification applies, see Table 43.

<sup>2.</sup> This limit only applies when XIN\_REFIN/XOUT\_REFINb are configured as an "Input Buffer" for use with an external oscillator. No limit is implied when connected directly to a crystal.

# 2.2 Recommended Operating Conditions

Table 6. Recommended Operating Conditions [1][2]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
T <sub>J</sub>	Maximum Junction Temperature	-	-	-	125	°C
T <sub>A</sub>	Ambient Operating temperature	-	-40	-	85	°C
V <sub>DDx</sub> Supply Voltage with respect to Ground		Any VDD pin, 1.8V supply	1.71	1.8	1.89	V
		Any VDD pin, 2.5V supply	2.375	2.5	2.625	V
	Any VDD pin, 3.3V supply	3.135	3.3	3.465	V	
t <sub>PU</sub>	Power-up time for all VDDs to reach minimum specified voltage.	Power ramps must be monotonic. For more considerations, see Application Information.	0.2	-	5	ms

<sup>1.</sup> All electrical characteristics are specified over Recommended Operating Conditions unless noted otherwise.

#### 2.3 Electrical Characteristics

Table 7. PCIe Refclk Jitter for VDDO = 1.8V [1][2]

Symbol	Parameter	Conditions	Typical	Maximum	PCle Limit	Unit
t <sub>jphPCleG1-CC</sub>		PCIe Gen 1 (2.5 GT/s)	4330	8622	86,000	fs pk-pk
4	PCIe Refclk Jitter in Clock	PCIe Gen 2 Hi Band (5 GT/s)	265	547	3000	
t <sub>jphPCleG2-CC</sub>	Generator Mode	PCIe Gen 2 Lo Band (5 GT/s)	76	210	3100	
t <sub>jphPCleG3-CC</sub>	(Common Clocked Architecture,	PCIe Gen 3 (8 GT/s)	126	246	1000	fs RMS
t <sub>jphPCleG4-CC</sub>	SSC = 0%, -0.3%, -0.5%)	PCIe Gen 4 (16 GT/s) [3][4]	126	246	500	13 IXIVIO
t <sub>jphPCleG5-CC</sub>	,	PCIe Gen 5 (32 GT/s) [3][5]	49	95	150	
t <sub>jphPCle6-CC</sub>		PCIe Gen 6 (64 GT/s) [3][6]	29	59	100	
t <sub>jphPCleG2-SRIS</sub>	PCIe Refclk Jitter Clock	PCIe Gen 2 (5 GT/s)	1342	1474		
t <sub>jphPCleG3-SRIS</sub>	Generator Mode (SRIS Architecture, SSC = -0.5%)	PCIe Gen 3 (8 GT/s)	313	355	N/A <sup>[7]</sup>	fs RMS
t <sub>jphPCleG4-SRIS</sub>		PCIe Gen 4 (16 GT/s)	137	178		
t <sub>jphPCleG5-SRIS</sub>	PCle Refclk Jitter Clock Generator Mode	PCIe Gen 5 (32 GT/s)	104	146		
<sup>t</sup> jphPCleG6-SRIS	(SRIS Architecture, SSC = -0.3%)	PCIe Gen 6 (64 GT/s)	115	174		
t <sub>jphPCleG2-SRNS</sub>		PCIe Gen 2 (5 GT/s)	137	277		
t <sub>jphPCleG3-SRNS</sub>	PCIe Refclk Jitter in Clock	PCIe Gen 3 (8 GT/s)	61	131		
t <sub>jphPCleG4-SRNS</sub>	Generator Mode (SRNS Architecture,	PCIe Gen 4 (16 GT/s)	61	131	N/A <sup>[7]</sup>	fs RMS
t <sub>jphPCleG5-SRNS</sub>	SSC = 0%)	PCle Gen 5 (32 GT/s)	24	52		
t <sub>jphPCleG6-SRNS</sub>		PCIe Gen 6 (64 GT/s)	15	31		

<sup>2.</sup> All conditions in this table must be met to guarantee device functionality and performance.

Table 7. PCle Refclk Jitter for VDDO = 1.8V [1][2] (Cont.)

Symbol	Parameter	Conditions	Typical	Maximum	PCIe Limit	Unit
t <sub>jphPCleG1-CC</sub>		PCIe Gen 1 (2.5 GT/s)	3242	10190		fs pk-pk
4		PCIe Gen 2 Hi Band (5 GT/s)	201	656		
<sup>t</sup> jphPCleG2-CC	Additive PCIe Refclk Jitter in Fan-out Buffer Mode	PCIe Gen 2 Lo Band (5 GT/s)	44	160		
t <sub>jphPCleG3-CC</sub>	(CC Architecture,	PCIe Gen 3 (8 GT/s)	88	268	N/A [7][8]	fs RMS
t <sub>jphPCleG4-CC</sub>	SSC = 0%, -0.3%, -0.5%)	PCIe Gen 4 (16 GT/s) [3][4]	88	268		IS KIVIS
tjphPCleG5-CC		PCIe Gen 5 (32 GT/s) [3][5]	34	102		
t <sub>jphPCle6-CC</sub>		PCIe Gen 6 (64 GT/s) [3][6]	22	67	•	
t <sub>jphPCleG2-SRIS</sub>	Additive PCIe Refclk Jitter	PCIe Gen 2 (5 GT/s)	252	833		
tjphPCleG3-SRIS	in Fan-out Buffer Mode (SRIS Architecture, SSC =	PCIe Gen 3 (8 GT/s)	65	210	N/A [ <sup>7</sup> ][ <sup>8</sup> ]	fs RMS
t <sub>jphPCleG4-SRIS</sub>	,	PCIe Gen 4 (16 GT/s)	67	217		
t <sub>jphPCleG5-SRIS</sub>	Additive PCIe Refclk Jitter	PCIe Gen 5 (32 GT/s)	58	192		
t <sub>jphPCleG6-SRIS</sub>	in Fan-out Buffer Mode (SRIS Architecture, SSC = -0.3%)	PCIe Gen 6 (64 GT/s)	76	257		
t <sub>jphPCleG2-SRNS</sub>		PCIe Gen 2 (5 GT/s)	244	843		
t <sub>jphPCleG3-SRNS</sub>	Additive PCIe Refclk Jitter	PCIe Gen 3 (8 GT/s)	63	212	N/A <sup>[7][8]</sup>	fs RMS
t <sub>jphPCleG4-SRNS</sub>	in Fan-out Buffer Mode (SRNS Architecture, SSC = 0%)	PCle Gen 4 (16 GT/s)	65	219		
t <sub>jphPCleG5-SRNS</sub>		PCle Gen 5 (32 GT/s)	57	194		
t <sub>jphPCleG6-SRNS</sub>		PCle Gen 6 (64 GT/s)	74	264		

- 1. The Refclk jitter is measured after applying the filter functions found in *PCI Express Base Specification 6.0, Revision 0.9*. See the Test Loads section of the data sheet for the exact measurement setup. The worst case results for each data rate are summarized in this table. Equipment noise is removed from all measurements.
- 2. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20 GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately Jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200 MHz (at 300 MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5 GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83.
- 3. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2 MHz taking care to minimize removal of any non-SSC content.
- Note that 0.7 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 5. Note that 0.25 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 6. Note that 0.15 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 7. The PCI Express Base Specification 6.0, Revision 0.9 provides the filters necessary to calculate SRIS and SRNS jitter values; it does not provide specification limits, hence the N/A in the Limit column. SRIS and SRNS values are informative only. A common practice is to split the common clock budget in half. For 16GT/s data rates and above, the user must choose whether to use the output jitter specification, or the input jitter specification, which includes an allocation for the jitter added by the channel. Using 32GT/s, the Refclk jitter budget is 150fs RMS. One half of the Refclk jitter budget is 106fs RMS. At the clock input, the system must deliver 250fs RMS. One half of this value is 177fs RMS. If the clock is placed next to the PCIe device in an SRIS system, the channel is very short and the user may choose to use this more relaxed value as the jitter limit.
- 8. The RMS sum of the source jitter and the additive jitter must be less than the jitter specification listed for the clock generator operating mode

Table 8. PCle Refclk Jitter for VDDO = 2.5V [1][2]

Symbol	Parameter	Conditions	Typical	Maximum	PCIe Limit	Unit
t <sub>jphPCleG1-CC</sub>		PCIe Gen 1 (2.5 GT/s)	4054	5248	86,000	fs pk-pk
		PCIe Gen 2 Hi Band (5 GT/s)	241	322	3000	
<sup>t</sup> jphPCleG2-CC	PCIe Refclk Jitter in Clock Generator Mode	PCIe Gen 2 Lo Band (5 GT/s)	67	142	3100	
t <sub>jphPCleG3-CC</sub>	(Common Clocked	PCIe Gen 3 (8 GT/s)	118	150	1000	( DMO
t <sub>jphPCleG4-CC</sub>	Architecture, SSC = 0%, - 0.3%, -0.5%)	PCIe Gen 4 (16 GT/s) [3][4]	118	150	500	fs RMS
t <sub>jphPCleG5-CC</sub>		PCIe Gen 5 (32 GT/s) [3][5]	46	60	150	
t <sub>jphPCle6-CC</sub>		PCIe Gen 6 (64 GT/s) [3][6]	28	35	100	
t <sub>jphPCleG2-SRIS</sub>	PCIe Refclk Jitter Clock	PCIe Gen 2 (5 GT/s)	1328	1366		
t <sub>jphPCleG3-SRIS</sub>	Generator Mode (SRIS Architecture, SSC =	PCIe Gen 3 (8 GT/s)	309	323		
t <sub>jphPCleG4-SRIS</sub>	-0.5%)	PCIe Gen 4 (16 GT/s)	133	142	N/A <sup>[7]</sup>	fs RMS
t <sub>jphPCleG5-SRIS</sub>	PCIe Refclk Jitter Clock Generator Mode	PCIe Gen 5 (32 GT/s)	99	115		
<sup>t</sup> jphPCleG6-SRIS	(SRIS Architecture, SSC = -0.3%)	PCIe Gen 6 (64 GT/s)	106	132		
t <sub>jphPCleG2-SRNS</sub>		PCIe Gen 2 (5 GT/s)	125	215		
t <sub>jphPCleG3-SRNS</sub>	PCle Refclk Jitter in Clock	PCIe Gen 3 (8 GT/s)	55	81	N/A <sup>[7]</sup>	fs RMS
t <sub>jphPCleG4-SRNS</sub>	Generator Mode (SRNS Architecture, SSC	PCIe Gen 4 (16 GT/s)	55	81		
t <sub>jphPCleG5-SRNS</sub>		PCIe Gen 5 (32 GT/s)	21	33		
t <sub>jphPCleG6-SRNS</sub>		PCIe Gen 6 (64 GT/s)	13	19		
t <sub>jphPCleG1-CC</sub>		PCIe Gen 1 (2.5 GT/s)	2032	5139		fs pk-pk
		PCIe Gen 2 Hi Band (5 GT/s)	122	277	_	
<sup>t</sup> jphPCleG2-CC	Additive PCIe Refclk Jitter	PCIe Gen 2 Lo Band (5 GT/s)	34	65		
t <sub>jphPCleG3-CC</sub>	in Fan-out Buffer Mode (CC Architecture, SSC =	PCIe Gen 3 (8 GT/s)	57	137	N/A <sup>[7][8]</sup>	fs RMS
t <sub>jphPCleG4-CC</sub>	0%, -0.3%, -0.5%)	PCIe Gen 4 (16 GT/s) [3][4]	55	137		IS KIVIS
t <sub>jphPCleG5-CC</sub>		PCIe Gen 5 (32 GT/s) [3][5]	23	56		
t <sub>jphPCle6-CC</sub>		PCIe Gen 6 (64 GT/s) [3][6]	14	33		
t <sub>jphPCleG2-SRIS</sub>	Additive PCIe Refclk Jitter	PCIe Gen 2 (5 GT/s)	152	310		
t <sub>jphPCleG3-SRIS</sub>	in Fan-out Buffer Mode (SRIS Architecture, SSC = -0.5%)	PCIe Gen 3 (8 GT/s)	40	84	1	
t <sub>jphPCleG4-SRIS</sub>		PCIe Gen 4 (16 GT/s)	41	86	N/A [7][8]	6 DMC
t <sub>jphPCleG5-SRIS</sub>	Additive PCIe Refclk Jitter	PCle Gen 5 (32 GT/s)	36	94	IN/A L'ILYI	fs RMS
t <sub>jphPCleG6-SRIS</sub>	in Fan-out Buffer Mode (SRIS Architecture, SSC = -0.3%)	PCIe Gen 6 (64 GT/s)	46	108		

	Table 8. PC	le Refclk Jitter	for VDDO = 2.5\	/ <sup>[1][2]</sup> (Cont.)
--	-------------	------------------	-----------------	-----------------------------

Symbol	Parameter	Conditions	Typical	Maximum	PCle Limit	Unit
t <sub>jphPCleG2-SRNS</sub>	Additive PCIe Refclk Jitter in Fan-out Buffer Mode (SRNS Architecture, SSC = 0%)	PCIe Gen 2 (5 GT/s)	164	348		
t <sub>jphPCleG3-SRNS</sub>		PCIe Gen 3 (8 GT/s)	43	94		
t <sub>jphPCleG4-SRNS</sub>		PCIe Gen 4 (16 GT/s)	45	97	N/A <sup>[7][8]</sup>	fs RMS
t <sub>jphPCleG5-SRNS</sub>		PCIe Gen 5 (32 GT/s)	39	102		
t <sub>jphPCleG6-SRNS</sub>		PCIe Gen 6 (64 GT/s)	49	116		

- 1. The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 6.0, Revision 0.9. See the Test Loads section of the data sheet for the exact measurement setup. The worst case results for each data rate are summarized in this table. Equipment noise is removed from all measurements.
- 2. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20 GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately - Jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200 MHz (at 300 MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5 GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83.
- 3. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2 MHz taking care to minimize removal of any non-SSC content.
- 4. Note that 0.7 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 5. Note that 0.25 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 6. Note that 0.15 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 7. The PCI Express Base Specification 6.0, Revision 0.9 provides the filters necessary to calculate SRIS and SRNS jitter values; it does not provide specification limits, hence the N/A in the Limit column. SRIS and SRNS values are informative only. A common practice is to split the common clock budget in half. For 16GT/s data rates and above, the user must choose whether to use the output jitter specification, or the input jitter specification, which includes an allocation for the jitter added by the channel. Using 32GT/s, the Refclk jitter budget is 150fs RMS. One half of the Refclk jitter budget is 106fs RMS. At the clock input, the system must deliver 250fs RMS. One half of this value is 177fs RMS. If the clock is placed next to the PCIe device in an SRIS system, the channel is very short and the user may choose to use this more relaxed value as the jitter limit.
- 8. The RMS sum of the source jitter and the additive jitter must be less than the jitter specification listed for the clock generator operating mode.

Table 9. PCIe Refclk Jitter for VDDO = 3.3V [1][2]

Symbol	Parameter	Conditions	Typical	Maximum	PCle Limit	Unit
t <sub>jphPCleG1-CC</sub>		PCIe Gen 1 (2.5 GT/s)	4042	5554	86,000	fs pk-pk
+	PCIe Refclk Jitter in Clock Generator Mode (Common Clocked Architecture, SSC = 0%, - 0.3%, -0.5%)	PCIe Gen 2 Hi Band (5 GT/s)	241	332	3000	
<sup>ፒ</sup> jphPCleG2-CC		PCIe Gen 2 Lo Band (5 GT/s)	65	146	3100	
t <sub>jphPCleG3-CC</sub>		PCIe Gen 3 (8 GT/s)	118	164	1000	fs RMS
t <sub>jphPCleG4-CC</sub>		PCIe Gen 4 (16 GT/s) [3][4]	118	164	500	15 KIVIS
t <sub>jphPCleG5-CC</sub>		PCIe Gen 5 (32 GT/s) [3][5]	46	65	150	
t <sub>jphPCle6-CC</sub>		PCIe Gen 6 (64 GT/s) [3][6]	27	37	100	

Table 9. PCle Refclk Jitter for VDDO = 3.3V [1][2] (Cont.)

Symbol	Parameter	Conditions	Typical	Maximum	PCle Limit	Unit
t <sub>jphPCleG2-SRIS</sub>	PCIe Refclk Jitter Clock	PCIe Gen 2 (5 GT/s)	1329	1392		
t <sub>jphPCleG3-SRIS</sub>	Generator Mode (SRIS Architecture, SSC =	PCIe Gen 3 (8 GT/s)	309	328		
t <sub>jphPCleG4-SRIS</sub>	-0.5%)	PCle Gen 4 (16 GT/s)	133	145	N/A <sup>[7]</sup>	fs RMS
t <sub>jphPCleG5-SRIS</sub>	PCle Refclk Jitter Clock Generator Mode	PCIe Gen 5 (32 GT/s)	99	114		
t <sub>jphPCleG6-SRIS</sub>	(SRIS Architecture, SSC = -0.3%)	PCIe Gen 6 (64 GT/s)	106	132		
t <sub>jphPCleG2-SRNS</sub>		PCIe Gen 2 (5 GT/s)	125	208		
t <sub>jphPCleG3-SRNS</sub>	PCle Refclk Jitter in Clock	PCIe Gen 3 (8 GT/s)	56	81		
t <sub>jphPCleG4-SRNS</sub>	Generator Mode (SRNS Architecture, SSC	PCIe Gen 4 (16 GT/s)	56	81	N/A <sup>[7]</sup>	fs RMS
t <sub>jphPCleG5-SRNS</sub>	= 0%)	PCIe Gen 5 (32 GT/s)	22	32		
t <sub>jphPCleG6-SRNS</sub>		PCIe Gen 6 (64 GT/s)	13	19		
t <sub>jphPCleG1-CC</sub>		PCIe Gen 1 (2.5 GT/s)	2256	4829		fs pk-pk
		PCle Gen 2 Hi Band (5 GT/s)	132	241		fs RMS
<sup>t</sup> jphPCleG2-CC	in Fan-out Buffer Mode (CC Architecture, SSC =	PCIe Gen 2 Lo Band (5 GT/s)	35	51	N/A <sup>[7][8]</sup>	
t <sub>jphPCleG3-CC</sub>		PCIe Gen 3 (8 GT/s)	63	122		
t <sub>jphPCleG4-CC</sub>		PCIe Gen 4 (16 GT/s) [3][4]	63	122		
t <sub>jphPCleG5-CC</sub>		PCIe Gen 5 (32 GT/s) [3][5]	25	50		
t <sub>jphPCle6-CC</sub>		PCIe Gen 6 (64 GT/s) [3][6]	15	29		
t <sub>jphPCleG2-SRIS</sub>	Additive PCIe Refclk Jitter	PCIe Gen 2 (5 GT/s)	139	301		
t <sub>jphPCleG3-SRIS</sub>	in Fan-out Buffer Mode (SRIS Architecture, SSC =	PCIe Gen 3 (8 GT/s)	36	80		
t <sub>jphPCleG4-SRIS</sub>	-0.5%)	PCIe Gen 4 (16 GT/s)	38	83	NI/A [7][8]	( DMO
t <sub>jphPCleG5-SRIS</sub>	Additive PCIe Refclk Jitter	PCIe Gen 5 (32 GT/s)	31	81	- N/A <sup>[7][8]</sup>	fs RMS
t <sub>jphPCleG6-SRIS</sub>	in Fan-out Buffer Mode (SRIS Architecture, SSC = -0.3%)	PCIe Gen 6 (64 GT/s)	40	97	-	
t <sub>jphPCleG2-SRNS</sub>		PCIe Gen 2 (5 GT/s)	148	286		
t <sub>jphPCleG3-SRNS</sub>	Additive PCIe Refclk Jitter	PCIe Gen 3 (8 GT/s)	39	77	1	fs RMS
t <sub>jphPCleG4-SRNS</sub>	in Fan-out Buffer Mode (SRNS Architecture, SSC	PCIe Gen 4 (16 GT/s)	40	79	N/A [7][8]	
t <sub>jphPCleG5-SRNS</sub>	= 0%)	PCIe Gen 5 (32 GT/s)	34	83	1	
t <sub>jphPCleG6-SRNS</sub>		PCIe Gen 6 (64 GT/s)	44	95		

<sup>1.</sup> The Refclk jitter is measured after applying the filter functions found in *PCI Express Base Specification 6.0, Revision 0.9*. See the "Test Loads" section of the datasheet for the exact measurement setup. The worst case results for each data rate are summarized in this table. Equipment noise is removed from all measurements.

<sup>2.</sup> Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, jitter measurements can be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83.

- 3. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2MHz taking care to minimize removal of any non-SSC content.
- 4. Note that 0.7ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 5. Note that 0.25ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 6. Note that 0.15ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 7. The PCI Express Base Specification 6.0, Revision 0.9 provides the filters necessary to calculate SRIS and SRNS jitter values; it does not provide specification limits, hence the N/A in the Limit column. SRIS and SRNS values are informative only. A common practice is to split the common clock budget in half. For 16GT/s data rates and above, the user must choose whether to use the output jitter specification, or the input jitter specification, which includes an allocation for the jitter added by the channel. Using 32GT/s, the Refclk jitter budget is 150fs RMS. One half of the Refclk jitter budget is 106fs RMS. At the clock input, the system must deliver 250fs RMS. One half of this value is 177fs RMS. If the clock is placed next to the PCle device in an SRIS system, the channel is very short and the user may choose to use this more relaxed value as the jitter limit.
- 8. The RMS sum of the source jitter and the additive jitter must be less than the jitter specification listed for the clock generator operating mode.

Table 10. Phase Jitter and Phase Noise - 1.8V VDDO [1][2]

Symbol	Parameter	Conditions	Typical	Maximum	Unit
	Random Phase Jitter,	122.88MHz (VCO: 9.8304GHz, IOD 0, 1, 2 or 3)	194	266	
tjit(Φ)	10kHz to 20MHz (68MHz XTAL,	156.25MHz (VCO: 10GHz, FOD 0, 1 or 2)	213	271	fs (RMS)
	Synthesizer Mode) [2]	245.76MHz (VCO: 9.8304GHz, IOD 0, 1, 2 or 3)	186	249	( )
		122.88MHz (VCO: 9.8304GHz, FOD 0, 1 or 2)	211	274	
	Random Phase Jitter,	156.25MHz (VCO: 10GHz, FOD 0, 1 or 2)	208	258	
tjit(Φ)	10kHz to 20MHz	245.76MHz (VCO: 9.8304GHz, FOD 0, 1 or 2)	201	259	fs
(68MHz XTAL, JA Mode) <sup>[2]</sup>	312.5MHz (VCO: 10GHz, FOD 0, 1 or 2)	202	298	(RMS)	
	wiode) i=i	322.265625MHz (VCO: 10.3125GHz, FOD 0, 1 or 2)	195	221	
		644.53125MHz (VCO: 10.3125GHz, FOD 0, 1 or 2)	187	209	
ΦSSB(100)	Single-Sideband Phase Noise (68MHz Crystal, JA Mode with 10Hz loop bandwidth, 25MHz input from SMA-100,	100Hz Offset	-104	-	
ΦSSB(1k)		1kHz Offset	-114	-	-
ФSSB(10k)		10kHz Offset	-129	-	
ФSSB(100k)		100kHz Offset	-134	-	dBc/Hz
ΦSSB(1M)		1MHz Offset	-145	-	
ФSSB(10M)	one output enabled at 156.25MHz)	10MHz Offset	-155	-	
ФSSB(30M)		30MHz Offset	-158	-	
ΦSSB(10)		10Hz Offset	-80	-	
ΦSSB(100)	-	100Hz Offset	-97	-	
ΦSSB(500)	Single-Sideband Phase	500Hz Offset	-106	-	
ΦSSB(1k)	Noise	1kHz Offset	-108	-	
ФSSB(10k)	(68MHz Crystal, JA Mode with 10Hz loop bandwidth, 25MHz input from SMA-100, one IOD enabled at	10kHz Offset	-123	-	dBc/Hz
ФSSB(100k)		100kHz Offset	-133	-	ubc/nz
ΦSSB(200k)		200kHz Offset	-134	-	
ФSSB(800k)	245.76MHz)	800kHz Offset	-142	-	
ΦSSB(5M)	1	5MHz Offset	-153	-	
ΦSSB(>10M)		> 10MHz Offset	-157	-	

Table 10. Phase Jitter and Phase Noise - 1.8V VDDO [1][2] (Cont.)

Symbol	Parameter	Conditions	Typical	Maximum	Unit
ФSSB(10)	Single-Sideband Phase	10Hz Offset	-86	-	
ΦSSB(100)	Noise	100Hz Offset	-103	-	
ΦSSB(1k)	(68MHz Crystal, JA Mode with 10Hz loop	1kHz Offset	-113	-	dBc/Hz
ФSSB(10k)	bandwidth,25MHz input from SMA-100, one IOD enabled at 122.88MHz)	10kHz Offset	-129	-	UBC/HZ
ФSSB(100k)		100kHz Offset	-139	-	
ΦSSB(>1M)		>1MHz Offset	-163	-	
	Spurious Signal	2Hz to < 100Hz	66	-	
	Rejection (245.76MHz)  Spurious Signal Rejection	100Hz to < 1kHz	77	-	dB
Ф		1kHz to < 491.52MHz	70	-	
Φ		2Hz to < 100Hz	80	-	
		100Hz to < 1kHz	84	-	dB
	(122.88MHz)	1kHz to < 245.76MHz	70	-	
	Harmonic Rejection	245.76MHz	13	-	dBc
-	(Even order harmonics)	122.88MHz	12	-	ubc
-	Output-to-output	OUTx = 312.5MHz	51	-	dB
-	Isolation: Measured in One Specific Configuration Between	OUTx = 491.52MHz	54	-	dB
-	2 Outputs	OUTx = 491.52MHz, with 7.68MHz actively running	75	-	dB

Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is
mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal
equilibrium has been reached under these conditions.

Table 11. Phase Jitter and Phase Noise – 2.5V VDDO [1][2]

Symbol	Parameter	Conditions	Typical	Maximum	Unit
	Random Phase Jitter,	122.88MHz (VCO: 9.8304GHz, IOD 0, 1, 2 or 3)	214	229	
tjit(Φ)	10kHz to 20MHz (68MHz XTAL,	156.25MHz (VCO: 10GHz, FOD 0, 1 or 2)	231	253	fs (RMS)
	Synthesizer Mode) [2]	245.76MHz (VCO: 9.8304GHz, IOD 0, 1, 2 or 3)	209	222	,
		122.88MHz (VCO: 9.8304GHz, FOD 0, 1 or 2)	232	272	
	Dandom Phase litter	156.25MHz (VCO: 10GHz, FOD 0, 1 or 2)	231	252	
tjit(Φ)	Random Phase Jitter, 10kHz to 20MHz	245.76MHz (VCO: 9.8304GHz, FOD 0, 1 or 2)	220	253	fs
ijit(Ψ)	(68MHz XTAL, JA Mode) <sup>[2]</sup>	312.5MHz (VCO: 10GHz, FOD 0, 1 or 2)	220	234	(RMS)
	Modely	322.265625MHz (VCO: 10.3125GHz, FOD 0, 1 or 2)	223	252	
		644.53125MHz (VCO: 10.3125GHz, FOD 0, 1 or 2)	214	240	

<sup>2.</sup> Characterized using a Rohde and Schwarz SMA100 overdriving the XTAL interface.

Table 11. Phase Jitter and Phase Noise – 2.5V VDDO [1][2] (Cont.)

Symbol	Parameter	Conditions	Typical	Maximum	Unit
ΦSSB(100)		100Hz Offset	-101	-	
ΦSSB(1k)	Single-Sideband Phase	1kHz Offset	-115	-	
ФSSB(10k)	Noise (68MHz Crystal, JA Mode with 10Hz	10kHz Offset	-128	-	
ФSSB(100k)	loop bandwidth, 25MHz	100kHz Offset	-137	-	dBc/Hz
ΦSSB(1M)	input from SMA-100, one output enabled at	1MHz Offset	-146	-	
ФSSB(10M)	156.25MHz)	10MHz Offset	-155	-	
ФSSB(30M)		30MHz Offset	-157	-	
ΦSSB(10)		10Hz Offset	-80	-	
ΦSSB(100)		100Hz Offset	-97	-	
ΦSSB(500)		500Hz Offset	-108	-	İ
ΦSSB(1k)	Single-Sideband Phase Noise (68MHz Crystal,	1kHz Offset	-111	-	
ΦSSB(10k)	JA Mode with 10Hz	10kHz Offset	-125	-	.p. //.
ФSSB(100k)	loop bandwidth, 25MHz input from SMA-100,	100kHz Offset	-133	-	dBc/Hz
ФSSB(200k)	one IOD enabled at 245.76MHz)	200kHz Offset	-133	-	
ФSSB(800k)	. 245.76WHZ)	800kHz Offset	-140	-	
ΦSSB(5M)		5MHz Offset	-153	-	
ФSSB(>10M)		>10MHz Offset	-156	-	
ΦSSB(10)	Single-Sideband Phase	10Hz Offset	-87	-	
ΦSSB(100)		100Hz Offset	-104	-	
ΦSSB(1k)	JA Mode with 10Hz	1kHz Offset	-117	-	
ΦSSB(10k)	loop bandwidth,25MHz input from SMA-100,	10kHz Offset	-131	-	dBc/Hz
ФSSB(100k)	one IOD enabled at	100kHz Offset	-139	-	
ΦSSB(>1M)	122.88MHz)	>1MHz Offset	-163	-	
	Spurious Signal	2Hz to <100Hz	65	-	
	Rejection	100Hz to <1kHz	86	-	dB
	(245.76MHz)	1kHz to < 491.52MHz	70	-	
Φ	Spurious Signal	2Hz to < 100Hz	78	-	
	Rejection	100Hz to < 1kHz	89	-	dB
	(122.88MHz)	1kHz to < 245.76MHz	76	-	
	Harmonic Rejection	245.76MHz	13	-	
-	(Even order harmonics)	122.88MHz	12	-	dBc
-	Output-to-output	OUTx = 312.5MHz	51	-	dB
-	Measured in One Specific Configuration Between 2 Outputs	OUTx = 491.52MHz	54	-	dB
-	Only	OUTx = 491.52MHz, with 7.68MHz actively running	74	_	dB

- 1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
- 2. Characterized using a Rohde and Schwarz SMA100 overdriving the XTAL interface.

Table 12. Phase Jitter and Phase Noise - 3.3V VDDO [1][2]

Symbol	Parameter	Conditions	Typical	Maximum	Unit
	Random Phase Jitter,	122.88MHz (VCO: 9.8304GHz, IOD 0, 1, 2 or 3)	211	225	
$tjit(\Phi)$	10kHz to 20MHz (68MHz XTAL,	156.25MHz (VCO: 10GHz, FOD 0, 1 or 2)	231	245	fs (RMS)
	Synthesizer Mode) [2]	245.76MHz (VCO: 9.8304GHz, IOD 0, 1, 2 or 3)	211	240	( )
		122.88MHz (VCO: 9.8304GHz, FOD 0, 1 or 2)	233	263	
	Dandan Dhaas litter	156.25MHz (VCO: 10GHz, FOD 0, 1 or 2)	227	249	
<b>t</b> ;;; <b>t</b> /♠\	Random Phase Jitter, 10kHz to 20MHz	245.76MHz (VCO: 9.8304GHz, FOD 0, 1 or 2)	220	240	fs
tjit(Φ)	(68MHz XTAL, JA Mode) <sup>[2]</sup>	312.5MHz (VCO: 10GHz, FOD 0, 1 or 2)	217	235	(RMS)
	Mode) 1-3	322.265625MHz (VCO: 10.3125GHz, FOD 0, 1 or 2)	220	249	
		644.53125MHz (VCO: 10.3125GHz, FOD 0, 1 or 2)	212	236	
ΦSSB(100)		100Hz Offset	-102	-	
ΦSSB(1k)	Single-Sideband Phase Noise	1kHz Offset	-113	-	
ΦSSB(10k)	(68MHz Crystal, JA	10kHz Offset	-128	-	
ФSSB(100k)	bandwidth, 25MHz input from SMA-100, one output enabled at 156.25MHz)	100kHz Offset	-137	-	dBc/Hz
ΦSSB(1M)		1MHz Offset	-147	-	
ΦSSB(10M)		10MHz Offset	-155	-	
ФSSB(30M)		30MHz Offset	-157	-	
ФSSB(10)		10Hz Offset	-85	-	
ΦSSB(100)		100Hz Offset	-96	-	
ΦSSB(500)	Single-Sideband Phase	500Hz Offset	-107	-	
ΦSSB(1k)	Noise	1kHz Offset	-110	-	
ΦSSB(10k)	(68MHz Crystal, JA Mode with 10Hz loop	10kHz Offset	-124	-	ID // I
ФSSB(100k)	bandwidth, 25MHz	100kHz Offset	-133	-	aBc/HZ
ФSSB(200k)	input from SMA-100, one IOD enabled at	200kHz Offset	-134	-	
ФSSB(800k)	245.76MHz)	800kHz Offset	-143	-	
ΦSSB(5M)		5MHz Offset	-153	-	
ФSSB(>10M)		>10MHz Offset	-157	-	
ΦSSB(10)	Single-Sideband Phase	10Hz Offset	-88	-	
ΦSSB(100)	Noise	100Hz Offset	-104	-	
ΦSSB(1k)	(68MHz Crystal, JA Mode with 10Hz loop	1kHz Offset	-116	-	ID ":
ΦSSB(10k)	bandwidth,25MHz input	10kHz Offset	-130	-	dBc/Hz
ФSSB(100k)	from SMA-100, one IOD enabled at	100kHz Offset	-139	-	
ΦSSB(>1M)	400 condition	>1MHz Offset	-163	-	

Table 12. Phase Jitter and Phase Noise - 3.3V VDDO [1][2] (Cont.)

Symbol	Parameter	Conditions	Typical	Maximum	Unit
	Spurious Signal	2Hz to < 100Hz	65	-	
	Rejection	100Hz to < 1kHz	83	-	dB dBc dBc
	(245.76MHz)	1kHz to < 491.52MHz	70	-	
Φ	Spurious Signal	2Hz to < 100Hz	71	-	
	Rejection	100Hz to < 1kHz	85	-	dB
	(122.88MHz)	1kHz to < 245.76MHz	76	-	
	Harmonic Rejection	245.76MHz	13	-	dDa
-	(Even order harmonics)	122.88MHz	12	-	ubu
-	Output-to-output Isolation:	OUTx = 312.5MHz	51	-	dB
-	Measured in One Specific Configuration	OUTx = 491.52MHz	54	-	dB
-	Between 2 Outputs Only	OUTx = 491.52MHz, with 7.68MHz actively running	74	-	dB

<sup>1.</sup> Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

Table 13. Jitter Attenuator and Network Synchronization [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
f	Loop Bandwidth (-3dB cut-off	SETS Mode	0.1	-	10	Hz
f <sub>c</sub>	frequency)	JA Mode	15	-	12,000	П
K <sub>p</sub>	Gain Peaking	Wander tolerance according to [ITU-T G.8262], clause 9.1 ([ITU-T G.8262.1], clause 9.2) at input [2]	-	0.171	0.2	dB
<b>4</b>	Output Phase Change using	< 1MHz input	50	150	500	ps
t <sub>HS</sub>	Hitless Switching [3]	≥ 1MHz input	20	80	250	ps
$\Delta f_{HO}$	Initial Frequency Offset entering Holdover	Using holdover filter of 1mHz with settling time of 1hr.	-	0.00148	1	ppb
$\Delta t_{HO}$	Initial Phase Shift entering Holdover	Using short-term monitor (LOS) for disqualification	-	0	250	ps

<sup>1.</sup> Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

<sup>2.</sup> Characterized using a Rohde and Schwarz SMA100 overdriving the XTAL interface.

<sup>2.</sup> For eEEC only devices - Wander tolerance according to [ITU-T G.8262.1], clause 9.1 at input.

<sup>3.</sup> This parameter will vary with the quality of the TDC and system DPLL references. The typical value shown assumes an ideal reference is used as input to the TDC and system DPLL.

Table 14. Clock Input Frequencies [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
		Over-driving Crystal Input, Doubler Logic Disabled	1	-	650	
f <sub>INAPLL</sub>	APLL Input Frequency for clock generation.	Over-driving Crystal Input, Doubler Logic Enabled	1	-	250	MHz
		CLKIN[1:0] Differential Mode	1	-	650	
		CLKIN[1:0] Single-ended Mode	1	-	250	l
force	JA Input Frequency	CLKIN[1:0] Differential Mode	1	-	650	MHz
f <sub>INJA</sub>	or input i requericy	CLKIN[1:0] Single-ended Mode	0.008	-	250	IVII IZ

<sup>1.</sup> For crystal characteristics, see Table 15.

**Table 15. External Crystal Characteristics** 

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
-	Resonance Mode	-		Fundamental		-
f <sub>INXTAL</sub> [1]	Crystal input frequency	Fundamental mode	8	-	80	MHz
		$8MHz \le f_{INXTAL} \le 12MHz, C_L = 12pF$	-	-	120	
ESR [1]	Equivalent Series	$12MHz < f_{INXTAL} \le 28MHz, C_L = 12pF$	-	-	80	Ω
ESK	Resistance	$28MHz < f_{INXTAL} \le 54MHz, C_L = 12pF$	-	-	50	22
		54MHz < f <sub>INXTAL</sub> ≤ 80MHz, C <sub>L</sub> = 8pF	-	-	50	
C <sub>O</sub> [1]	Shunt Capacitance	-	-	7	-	nE.
C <sub>L</sub> [1]	Load Capacitance	-	6	8	12	pF
Drive [1]	Drive Level	-	-	-	100	μW
F <sub>TOL</sub>	Frequency Tolerance	Center frequency at 25°C	-	-		
F <sub>STAB</sub>	Frequency Stability	Over Operating Temperature Range with respect to F <sub>TOL</sub>	-	-	[2]	ppm
Aging	Per Year	-	-	-	1	

<sup>1.</sup> These parameters are required, regardless of crystal used.

Table 16. Internal Crystal Characteristics (Q Versions Only)

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
-	Resonance Mode	-	Fundamental			-
f <sub>INXTAL</sub>	Crystal frequency	Fundamental mode	-	68	-	MHz
F <sub>STAB</sub>	Frequency Stability	Includes both initial accuracy and variation over temperature.	-	-	±30	ppm
-	Aging	Over the first ten years	-	-	±5	

<sup>2.</sup> These parameters are customer/application dependent. Common maximum values are F<sub>TOL</sub> = ±20ppm, F<sub>STAB</sub> = ±20ppm, and Aging = ±5ppm/10years. The customer is free to adjust these parameters to their particular requirements.

Table 17. Output Frequencies and Startup Times [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
f	Output Frequency	Differential Output.	0.001	-	650	MHz
f <sub>OUT</sub>	Output Frequency	LVCMOS Output.	0.001	-	200	IVITZ
f <sub>MON</sub>	Reference Monitor Operating Frequency	-	-	-	40	MHz
$f_{VCO}$	VCO (APLL) Operating Frequency	-	9.5	-	10.7	GHz
$\Delta f_{OUT}$	DPLL frequency tuning resolution in DCO mode	DPLL Frequency Write	0.91			ppt
Δf <sub>OUT</sub>	Output frequency tuning resolution in NCO mode	Fractional Output Divider	58.21			ppt
f <sub>PFD</sub>	Analog Phase / Frequency Detector (PFD) Operating Frequency	-	-	-	108	MHz
f <sub>TDC</sub>	Digital Phase Detector Operating Frequency	-	-	-	33	
t <sub>STARTUP</sub>	Start-up Time [2][3]	Synthesizer mode	-	6	10	ms
t <sub>STARTUP</sub>	Start-up Time [2][3]	DPLL mode, with a loop bandwidth setting of 300Hz	-	263	400	ms

- 1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
- Measured from when all power supplies have reached > 90% of nominal voltage to the first stable clock edge on the output. A stable
  clock is defined as one generated from a locked PLL (as appropriate for the configuration listed) with no further perturbations in frequency
  expected. Includes time needed to load a configuration from internal OTP. For important additional power supply sequencing
  considerations, see Power Considerations.
- 3. Start-up time will depend on the actual configuration used. For more information, please contact Renesas technical support.

Table 18. Output-to-Output, Input-to-Output Skew - LP-HCSL Outputs 1.8V/2.5V/3.3V VDDO [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
		FOD1 driving output banks [2:4]	-	18	90	
		FOD1 driving all output banks	-	39	124	
t <sub>SK</sub>	Output-to-Output Skew [2][3]	FOD1 driving Bank2	-	21	63	ps
		IOD1 driving bank 2	-	22	65	
t <sub>PD</sub>	Input-to-Output Delay [3][4]	Fanout buffer path to any output	1.2	2	2.6	ns
Δt <sub>PD</sub>	Input-to-Output Delay Variation [3][4]	Fanout buffer, single device, at a fixed voltage, over temperature	-	2	4	ps/°C

Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is
mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal
equilibrium has been reached under these conditions.

- 2. Defined as the time between the rising edges of two outputs of the same frequency, configuration, loading, and supply voltage.
- 3. This parameter is defined in accordance with JEDEC Standard 65
- 4. Defined as the time between to output rising edge and the input rising edge that caused it.

Table 19. Output-to-Output, Input-to-Output Skew – LVDS Outputs 1.8V/2.5V/3.3V VDDO [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
<sup>t</sup> sĸ		FOD1 driving output banks [2:4]	-	16	93	
		FOD1 driving all output banks	-	44	101	
	Output-to-Output Skew [2][3]	FOD1 driving Bank2	-	14	53	ps
		IOD1 driving bank 2	-	20	67	
t <sub>PD</sub>	Input-to-Output Delay [3][4]	Fanout buffer path to any output	1.3	2	2.8	ns

- 1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
- 2. Defined as the time between the rising edges of two outputs of the same frequency, configuration, loading, and supply voltage.
- 3. This parameter is defined in accordance with JEDEC Standard 65
- 4. Defined as the time between to output rising edge and the input rising edge that caused it.

Table 20. Output-to-Output, Input-to-Output Skew - LVCMOS Outputs 1.8V/2.5V/3.3V VDDO [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
		FOD1 driving output banks [2:4]	-	50	130	
		FOD1 driving all output banks	-	76	180	
t <sub>SK</sub>	Output-to-Output Skew [2][3]	FOD1 driving Bank2	-	22	64	ps
		IOD1 driving bank 2	-	29	79	
		Fanout buffer path to any output - 1.8V VDDO	2.3	3.2	4.3	
t <sub>PD</sub>	Input-to-Output Delay [3][4]	Fanout buffer path to any output - 2.5V VDDO	1.7	2.4	3.4	ns
		Fanout buffer path to any output - 3.3V VDDO	1.6	2.2	3	

<sup>1.</sup> Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

- 2. Defined as the time between the rising edges of two outputs of the same frequency, configuration, loading, and supply voltage.
- 3. This parameter is defined in accordance with JEDEC Standard 65
- 4. Defined as the time between to output rising edge and the input rising edge that caused it.

Table 21. Zero-Delay Buffer Mode Static Phase Offset - 1.8V/2.5V/3.3V VDDO [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit	
t <sub>⊕APLL</sub>	APLL Static Phase Offset [2]	LVCMOS REFIN, LVCMOS APLL feedback at 1 MHz, VDDX, VDDR = VDDO	-	100	TBD		
		LVCMOS REFIN, LP-HCSL APLL feedback at 1 MHz, VDDX, VDDR = VDDO	-	100	TBD	ps	
		LVCMOS REFIN, LVDS APLL feedback at 1 MHz, VDDX, VDDR = VDDO	-	100	TBD		
t <sub>ФDPLL</sub>	DPLL Static Phase Offset [2]	LVCMOS REFIN, LVCMOS DPLL feedback at 1 MHz, VDDX, VDDR = VDDO	-	100	TBD		
		LVCMOS REFIN, LP-HCSL DPLL feedback at 1 MHz, VDDX, VDDR = VDDO	-	100	TBD	ps	
		LVCMOS REFIN, LVDS DFPLL feedback at 1 MHz, VDDX, VDDR = VDDO	-	100	TBD		

<sup>1.</sup> Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

Table 22. LVCMOS AC/DC Output Characteristics - 1.8V VDDO[1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>OH</sub>	Output High Voltage [2]	I <sub>OH</sub> = -2mA	1.6	1.75	VDDO + 0.3	V
V <sub>OL</sub>	Output Low Voltage [2]	I <sub>OL</sub> = 2mA	-	0.04	0.4	
I <sub>OZ</sub>	Output Leakage Current	Outputs Tri-stated	-5	-	5	μА
	Slew Rate <sup>[3]</sup>	ODRV_CNFG[3:2] = 0	0.8	1.5	2.2	- V/ns
dV/dt		ODRV_CNFG[3:2] = 1	0.7	1.5	2.2	
dv/dt		ODRV_CNFG[3:2] = 2	0.7	1.5	2.4	
		ODRV_CNFG[3:2] = 3	0.8	1.5	2.3	
tDC	Output Duty Cycle	V <sub>T</sub> = VDDO/2	45	51	55	%

<sup>1.</sup> See Test Loads for additional information.

<sup>2.</sup> This parameter is defined in accordance with JEDEC Standard 65B, which defines static phase offset as the time interval between similar points on the waveforms of the averaged input reference clock and the averaged feedback input signal when the PLL is locked and the input reference frequency is stable.

<sup>2.</sup> These values are compliant with JESD8-7A.

<sup>3.</sup>  $V_T = 20\%$  to 80% of VDDO,  $C_L = 4.7 pF$ .

Table 23. LVCMOS AC/DC Output Characteristics – 2.5V VDDO<sup>[1]</sup>

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>OH</sub>	Output High Voltage [2]	I <sub>OH</sub> = -2mA	2.2	2.4	VDDO + 0.3	V
V <sub>OL</sub>	Output Low Voltage [2]	I <sub>OL</sub> = 2mA	-	0.04	0.4	
I <sub>OZ</sub>	Output Leakage Current	Outputs Tri-stated	-5	-	5	μА
	Slew Rate <sup>[3]</sup>	ODRV_CNFG[3:2] = 0	1.2	2.2	3.6	- V/ns
dV/dt		ODRV_CNFG[3:2] = 1	0,6	1.6	3.2	
dv/dt		ODRV_CNFG[3:2] = 2	0,5	1.4	2.6	
		ODRV_CNFG[3:2] = 3	0.9	2.0	3.4	
tDC	Output Duty Cycle	V <sub>T</sub> = VDDO/2	45	51	55	%

<sup>1.</sup> See Test Loads for additional information.

Table 24. LVCMOS AC/DC Output Characteristics – 3.3V VDDO<sup>[1]</sup>

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>OH</sub>	Output High Voltage [2]	I <sub>OH</sub> = -2mA	2.4	3.2	VDDO + 0.3	V
V <sub>OL</sub>	Output Low Voltage [2]	I <sub>OL</sub> = 2mA	-	0.03	0.4	
I <sub>OZ</sub>	Output Leakage Current	Outputs Tri-stated	-5	-	5	μА
	Slew Rate <sup>[3]</sup>	ODRV_CNFG[3:2] = 0	1.3	3.1	4.9	- V/ns
dV/dt		ODRV_CNFG[3:2] = 1	1.2	2.5	4.0	
dv/dt		ODRV_CNFG[3:2] = 2	1.2	2.4	4.0	
		ODRV_CNFG[3:2] = 3	1.4	2.8	4.1	
tDC	Output Duty Cycle	V <sub>T</sub> = VDDO/2	45	50.7	55	%

<sup>1.</sup> See Test Loads for additional information.

<sup>2.</sup> These values are compliant with JESD8-5A.01.

<sup>3.</sup>  $V_T = 20\%$  to 80% of VDDO,  $C_L = 4.7 pF$ .

<sup>2.</sup> These values are compliant with JESD8C.01.

<sup>3.</sup>  $V_T = 20\%$  to 80% of VDDO,  $C_L = 4.7 pF$ .

Table 25. LVDS AC/DC Output Characteristics – 1.8V  $V_{\rm DDO}$  [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>OT</sub> (+)	TRUE binary state.	out prog = 0x00	243	346	448	mV
V <sub>OT</sub> (-)	FALSE binary state.	out_prog oxoc	-462	-355	-248	
V <sub>OT</sub> (+)	TRUE binary state.	out prog = 0x01	257	362	468	mV
V <sub>OT</sub> (-)	FALSE binary state.	out_prog = 0x01	-482	-372	-262	IIIV
V <sub>OT</sub> (+)	TRUE binary state.	out prog = 0x02	219	310	400	mV
V <sub>OT</sub> (-)	FALSE binary state.	out_prog = 0x02	-419	-323	-227	IIIV
V <sub>OT</sub> (+)	TRUE binary state.	out prog = 0x03	232	328	425	mV
V <sub>OT</sub> (-)	FALSE binary state.	out_prog = 0x00	-441	-338	-235	IIIV
ΔV <sub>OT</sub>	Change in V <sub>OT</sub> between Complimentary Output States	-	14	37	60	mV
$V_{CMR}$	Output Common Mode Voltage	-	1.07	1.21	1.35	V
ΔV <sub>CMR</sub>	Change in V <sub>CMR</sub> between Complimentary Output States	-	-	25	37	mV
I <sub>OS</sub>	Output Short Circuit Current	V <sub>OUT+</sub> or V <sub>OUT-</sub> = 0V or VDD	-	7.5	-	
I <sub>OSD</sub>	Differential Output Short Circuit Current	V <sub>OUT+</sub> = V <sub>OUT-</sub>	-	3.3	-	mA
t <sub>R</sub> /t <sub>F</sub>	Rise/Fall Time $[2]$ V <sub>T</sub> = 20% to 80% of swing.	-	138	252	365	ps
t <sub>DC</sub>	Output Duty Cycle	V <sub>T</sub> = 0V differential	43.9	49.7	54.3	%

<sup>1.</sup> See Test Loads for additional test conditions.

<sup>2.</sup> Single-ended measurement

Table 26. LVDS AC/DC Output Characteristics – 2.5V/3.3V  $V_{DDO}$  [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>OT</sub> (+)	TRUE binary state.	out prog = 0x00	240	348	457	mV
V <sub>OT</sub> (-)	FALSE binary state.	out_prog oxoc	-464	-356	-247	
V <sub>OT</sub> (+)	TRUE binary state.	out prog = 0x01	255	366	477	mV
V <sub>OT</sub> (-)	FALSE binary state.	out_prog oxor	-483	-372	-261	•
V <sub>OT</sub> (+)	TRUE binary state.	out prog = 0x02	211	311	411	mV
V <sub>OT</sub> (-)	FALSE binary state.	out_prog oxoz	-427	-325	-224	IIIV
V <sub>OT</sub> (+)	TRUE binary state.	out prog = 0x03	225	330	434	mV
V <sub>OT</sub> (-)	FALSE binary state.	out_prog = 0x00	-446	-341	-235	IIIV
ΔV <sub>OT</sub>	Change in V <sub>OT</sub> between Complimentary Output States	-	14	37	60	mV
V <sub>CMR</sub>	Output Common Mode Voltage	-	1.16	1.21	1.32	V
ΔV <sub>CMR</sub>	Change in V <sub>CMR</sub> between Complimentary Output States	-	-	25	37	mV
I <sub>OS</sub>	Output Short Circuit Current	V <sub>OUT+</sub> or V <sub>OUT-</sub> = 0V or VDD	-	7.5	-	
l <sub>OSD</sub>	Differential Output Short Circuit Current	V <sub>OUT+</sub> = V <sub>OUT-</sub>	-	3.3	-	mA
t <sub>R</sub> /t <sub>F</sub>	Rise/Fall Time [2] $V_T = 20\%$ to 80% of swing.	-	138	252	365	ps
t <sub>DC</sub>	Output Duty Cycle	V <sub>T</sub> = 0V differential	43.9	49.7	54.3	%

<sup>1.</sup> See Test Loads for additional test conditions.

<sup>2.</sup> Single-ended measurement

Table 27. LP-HCSL AC/DC Characteristics, Non-PCle Frequencies – 1.8V  $V_{\rm DDO}^{\ [1]}$ 

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V	Output High Voltage <sup>[2]</sup> f < 400MHz		680	849	1018	mV
V <sub>OH</sub>	Output High Voltage <sup>[2]</sup> f ≥ 400MHz		522	657	792	
V <sub>OL</sub>	Output Low Voltage [2]		-130	-4	123	
V <sub>CROSS</sub>	Crossing Voltage (abs) [3]	V <sub>HIGH</sub> = 800mV, Fast Slew Rate, 25MHz, 100MHz,	166	423	680	
ΔV <sub>CROSS</sub>	Crossing Voltage (var) [3][4][5]	156.25MHz, 312.5MHz or	-	30	43	
. /-	Rise/Fall Time <sup>[2]</sup> V <sub>T</sub> = 20% to 80% of swing, f < 400MHz	625MHz.	232	392	552	
t <sub>R</sub> /t <sub>F</sub>	Rise/Fall Time [2] $V_T = 20\%$ to 80% of swing, $f \ge 400MHz$		160	300	439	- ps
	Output High Voltage [2] f < 400MHz		718	924	1130	mV
V <sub>OH</sub>	Output High Voltage <sup>[2]</sup> f ≥ 400MHz		551	703	855	
$V_{OL}$	Output Low Voltage [2]		-164	-2	160	
V <sub>CROSS</sub>	Crossing Voltage (abs) [3]	V <sub>HIGH</sub> = 900mV,	170	446	722	
ΔV <sub>CROSS</sub>	Crossing Voltage (var) [3][4][5]	<ul><li>Fast Slew Rate, 25MHz, 100MHz, 156.25MHz, 312.5MHz or</li></ul>	-	27	41	
t <sub>R</sub> /t <sub>F</sub>	Rise/Fall Time <sup>[2]</sup> V <sub>T</sub> = 20% to 80% of swing, f < 400MHz	625MHz.	217	402	588	
	Rise/Fall Time [2] $V_T = 20\%$ to 80% of swing, $f \ge 400MHz$		169	298	428	- ps
t <sub>DC</sub>	Output Duty Cycle [6]	Across all settings, f < 400MHz V <sub>T</sub> = 0V.	47	50	53	- %
	Culput Duty Cycle 1-3	Across all settings, f ≥ 400MHz V <sub>T</sub> = 0V.	45	50	55	

- 1. Standard high impedance load with  $C_L$ = 2pF. See Test Loads
- 2. Measured from single-ended waveform.
- 3. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLKb.
- 4. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.
- $5. \quad \text{Defined as the total variation of all crossing voltages of Rising CLK and Falling CLKb. This is the maximum variance in $V_{CROSS}$ for any $V_{CROSS}$ for a$ particular system.
- 6. Measured from differential waveform.

Table 28. LP-HCSL AC/DC Characteristics, Non-PCle Frequencies – 2.5V/3.3V  $V_{DDO}^{\ [1]}$ 

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit	
V	Output High Voltage <sup>[2]</sup> f < 400MHz.		667	861	1055	mV	
V <sub>OH</sub>	Output High Voltage <sup>[2]</sup> f ≥ 400MHz.	-	552	717	881	mV	
$V_{OL}$	Output Low Voltage [2]		-164	-4	156	mV	
V <sub>CROSS</sub>	Crossing Voltage (abs) [3]	V <sub>HIGH</sub> = 800mV,	261	384	507	mV	
ΔV <sub>CROSS</sub>	Crossing Voltage (var) [3][4][5]	<ul><li>Fast Slew Rate, 25MHz, 100MHz, 156.25MHz, 312.5MHz or</li></ul>	-	27	42	mV	
	Rise/Fall Time [2] $V_T = 20\%$ to 80% of swing, f < 400MHz.	625MHz.	214	393	606	. ps	
t <sub>R</sub> /t <sub>F</sub>	Rise/Fall Time [2] $V_T = 20\%$ to 80% of swing $f \ge 400MHz$		148	302	456		
.,	Output High Voltage [2] f < 400MHz.		694	917	1140	mV	
V <sub>OH</sub>	Output High Voltage <sup>[2]</sup> f ≥ 400MHz.		598	757	917	mV	
V <sub>OL</sub>	Output Low Voltage [2]		-164	-8	148	mV	
V <sub>CROSS</sub>	Crossing Voltage (abs) [3]	V <sub>HIGH</sub> = 900mV,	238	455	673	mV	
ΔV <sub>CROSS</sub>	Crossing Voltage (var) [3][4][5]	<ul><li>Fast Slew Rate, 25MHz, 100MHz, 156.25MHz, 312.5MHz or</li></ul>	-	27	42	mV	
± /4	Rise/Fall Time $^{[2]}$ V <sub>T</sub> = 20% to 80% of swing, f < 400MHz.	625MHz.	218	397	581		
t <sub>R</sub> /t <sub>F</sub>	Rise/Fall Time [2] $V_T = 20\%$ to 80% of swing $f \ge 400MHz$		174	300	426	- ps	
too	Output Duty Cycle [6]	Across all settings, f < 400MHz V <sub>T</sub> = 0V.	48	50	52	%	
t <sub>DC</sub>	Super Daty System	Across all settings, f ≥ 400MHz V <sub>T</sub> = 0V.	45	50	55	- %	

- 1. Standard high impedance load with  $C_L$ = 2pF. See Test Loads.
- 2. Measured from single-ended waveform.
- 3. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLKb.
- 4. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.
- 5. Defined as the total variation of all crossing voltages of Rising CLK and Falling CLKb. This is the maximum allowed variance in V<sub>CROSS</sub> for any particular system.
- 6. Measured from differential waveform.

Table 29. LP-HCSL AC/DC Characteristics, 100MHz PCIe – 1.8V  $V_{\rm DDO}$  [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Spec. Limit [2]	Unit
V <sub>MAX</sub>	Absolute Max Voltage Includes 300mV of overshoot (Vovs) [3][4]	V	-	-	1103	1150	
V <sub>MIN</sub>	Absolute Min Voltage Includes -300mV of undershoot (Vuds) [3][5]	V <sub>HIGH</sub> set to 900mV.	-152	-	-	-300	mV
$V_{HIGH}$	Voltage High [3]	\/ act to 900m\/	825	886	984	-	
$V_{LOW}$	Voltage Low [3]	V <sub>HIGH</sub> set to 800mV.	-70	-15	44	-	\ /
V <sub>CROSS</sub>	Crossing Voltage (abs) [3][6][7]	V <sub>HIGH</sub> set to 800mV,	266	406	545	250 to 550	- mV
ΔV <sub>CROSS</sub>	Crossing Voltage (var) [3][6][8]	scope averaging off.	-	27	49	140	-
als (/alt	Slew rate [9][10]	V <sub>HIGH</sub> set to 800mV, Fast slew rate, scope averaging on.	1.6	2.6	3.6	1 to 4	Mag
dv/dt	Siew rate letter	V <sub>HIGH</sub> set to 800mV, Slow slew rate, scope averaging on.	1.2	1.8	2.4	- 104	V/ns
ΔT <sub>R/F</sub>	Rise/fall matching [3][11]	V <sub>HIGH</sub> set to 800mV. Fast or slow slew rate.	-	7	19.3	20	%
$V_{HIGH}$	Voltage High [3]	\/	844	940	1037	-	
$V_{LOW}$	Voltage Low [3]	V <sub>HIGH</sub> set to 900mV.	-79	-14	51	-	
V <sub>CROSS</sub>	Crossing Voltage (abs) [3][6][7]	V <sub>HIGH</sub> set to 900mV,	301	451	600	300 to 600	mV
ΔV <sub>CROSS</sub>	Crossing Voltage (var) [3][6][8]	scope averaging off.	-	28	44	140	
dv./d+	Slow rata [9][10]	V <sub>HIGH</sub> set to 900mV, Fast slew rate, scope averaging on.	1.7	2.7	3.7	1+0.4	V/no
dv/dt	Slew rate [9][10]	V <sub>HIGH</sub> set to 900mV, Slow slew rate, scope averaging on.	1.3	1.9	2.5	1 to 4	V/ns
ΔT <sub>R/F</sub>	Rise/fall matching [3][11]	V <sub>HIGH</sub> set to 900mV. Fast or slow slew rate.	-	4	18.5	20	%
t <sub>DC</sub>	Output Duty Cycle [9]	V <sub>T</sub> = 0V differential.	49	50	51	45 to 55	
t <sub>jcyc-cyc</sub>	Jitter, Cycle to cycle [9]	Across all settings in this table at 100MHz.	-	33	49.3	50	ps

- 1. Standard high impedance load with C<sub>I</sub> = 2pF. See Test Loads.
- 2. The specification limits are taken from either the *PCle Base Specification Revision 6.0* or from relevant x86 processor specifications, whichever is more stringent.
- 3. Measured from single-ended waveform.
- 4. Defined as the maximum instantaneous voltage including overshoot.
- 5. Defined as the minimum instantaneous voltage including undershoot.
- 6. Measured at crossing point where the instantaneous voltage value of the rising edge of REFCLK+ equals the falling edge of REFCLK-.
- 7. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.
- 8. Defined as the total variation of all crossing voltages of Rising REFCLK+ and Falling REFCLK-. This is the maximum allowed variance in V<sub>CROSS</sub> for any particular system.



- 9. Measured from differential waveform.
- 10. Measured from -150 mV to +150 mV on the differential waveform (derived from REFCLK+ minus REFCLK-). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing.
- 11. Matching applies to rising edge rate for REFCLK+ and falling edge rate for REFCLK-. It is measured using a ±75 mV window centered on the median cross point where REFCLK+ rising meets REFCLK- falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of REFCLK+ should be compared to the Fall Edge Rate of REFCLK-; the maximum allowed difference should not exceed 20% of the slowest edge rate.

Table 30. LP-HCSL AC/DC Characteristics, 100MHz PCIe – 2.5V/3.3V V<sub>DDO</sub> [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Spec. Limit [2]	Unit
V <sub>MAX</sub>	Absolute Max Voltage Includes 300mV of overshoot (Vovs) [3][4]	V	-	-	1088	1150	
V <sub>MIN</sub>	Absolute Min Voltage Includes -300mV of undershoot (Vuds) [3][5]	- V <sub>HIGH</sub> set to 900mV.	-174	-	-	-300	- mV
V <sub>HIGH</sub>	Voltage High [3]	\/	743	869	994	-	
$V_{LOW}$	Voltage Low [3]	V <sub>HIGH</sub> set to 800mV.	-92	-7	58	-	
V <sub>CROSS</sub>	Crossing Voltage (abs) [3][6][7]	V <sub>HIGH</sub> set to 800mV,	256	406	533	250 to 550	- mV
ΔV <sub>CROSS</sub>	Crossing Voltage (var) [3][6][8]	scope averaging off.	-	27	40	140	-
مار درامان	Slew rate <sup>[9][10]</sup>	V <sub>HIGH</sub> set to 800mV, Fast slew rate, scope averaging on.	1.3	2.6	3.9	1 to 4	Mag
dv/dt	Olew rate	V <sub>HIGH</sub> set to 800mV, Slow slew rate, scope averaging on.	1	1.7	3.1	1 10 4	V/ns
ΔT <sub>R/F</sub>	Rise/fall matching [3][11]	V <sub>HIGH</sub> set to 800mV. Fast or slow slew rate.	-	8	19.7	20	%
V <sub>HIGH</sub>	Voltage High [3]	\/++- 000\/	800	925	1051	-	
$V_{LOW}$	Voltage Low [3]	V <sub>HIGH</sub> set to 900mV.	-95	-2	68	-	
V <sub>CROSS</sub>	Crossing Voltage (abs) [3][6][7]	V <sub>HIGH</sub> set to 900mV,	286	454	629	250 to 600	- mV
$\Delta V_{CROSS}$	Crossing Voltage (var) [3][6][8]	scope averaging off.	-	27	40	140	
dv/dt	Slew rate <sup>[9][10]</sup>	V <sub>HIGH</sub> set to 900mV, Fast slew rate, scope averaging on.	1.4	2.8	4.2	1 to 4.2	V/ns
dv/dt	Siew rate loit of	V <sub>HIGH</sub> set to 900mV, Slow slew rate, scope averaging on.	1.2	2.0	3	1 10 4.2	V/IIS
ΔT <sub>R/F</sub>	Rise/fall matching [3][11]	V <sub>HIGH</sub> set to 900mV. Fast or slow slew rate.	-	6	18.7	20	%
t <sub>DC</sub>	Output Duty Cycle [9]	V <sub>T</sub> = 0V differential.	49	50	51	45 to 55	
t <sub>jcyc-cyc</sub>	Jitter, Cycle to cycle [9]	Across all settings in this table at 100MHz.	-	30	48.3	50	ps

<sup>1.</sup> Standard high impedance load with  $C_L$ = 2pF. See Test Loads.

<sup>2.</sup> The specification limits are taken from either the *PCle Base Specification Revision 6.0* or from relevant x86 processor specifications, whichever is more stringent.

<sup>3.</sup> Measured from single-ended waveform.

- 4. Defined as the maximum instantaneous voltage including overshoot.
- 5. Defined as the minimum instantaneous voltage including undershoot.
- 6. Measured at crossing point where the instantaneous voltage value of the rising edge of REFCLK+ equals the falling edge of REFCLK-.
- 7. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.
- 8. Defined as the total variation of all crossing voltages of Rising REFCLK+ and Falling REFCLK-. This is the maximum allowed variance in V<sub>CROSS</sub> for any particular system.
- 9. Measured from differential waveform.
- 10. Measured from -150 mV to +150 mV on the differential waveform (derived from REFCLK+ minus REFCLK-). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing.
- 11. Matching applies to rising edge rate for REFCLK+ and falling edge rate for REFCLK-. It is measured using a ±75 mV window centered on the median cross point where REFCLK+ rising meets REFCLK- falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of REFCLK+ should be compared to the Fall Edge Rate of REFCLK-; the maximum allowed difference should not exceed 20% of the slowest edge rate.

Table 31. 100MHz PCIe Output Clock Accuracy and SSC

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	PCIe Limit <sup>[1]</sup>	Unit
T <sub>PERIOD_AVG_</sub> 32G_64G_CC	Average Clock Period Accuracy for devices supporting 32GT/s or 64GT/s CC mode at any speed. [2][3]	SSC ≤ -0.5%, includes spread- spectrum modulation, if any.	0	-	2410	-100 to +2600	
T <sub>PERIOD_AVG_</sub> 32G_64G_SRIS	Average Clock Period Accuracy for devices supporting 32GT/s SRIS mode at any speed. [2][3]	SSC ≤ -0.3%, includes spread- spectrum modulation, if any.	0	-	1430	-100 to +1600	ppm
T <sub>PERIOD_AVG_</sub> 32G_64G	Average Clock Period Accuracy for devices supporting 32GT/s CC/SRNS mode at any speed. [2][3]	SSC = 0% (SSC Off).	0	-	0	±100	
T <sub>PERIOD_ABS_</sub> 32G_64G_CC	Average Clock Period Accuracy for devices supporting 32GT/s CC mode at any speed. [2][4]	SSC ≤ -0.5%, includes jitter and spread-spectrum modulation.	10	-	10.024	9.849 to 10.201	
T <sub>PERIOD_ABS_</sub> 32G_64G_SRIS	Average Clock Period Accuracy for devices supporting 32GT/s SRIS mode at any speed. [2][4]	SSC ≤ -0.3%, includes jitter and spread-spectrum modulation.	10	-	10.014	9.849 to 10.181	ns
T <sub>PERIOD_ABS_</sub> 32G_64G	Average Clock Period Accuracy for devices supporting 32GT/s CC/SRNS mode at any speed. [2][4]	SSC = 0% (SSC Off), includes jitter.	10	-	10	9.849 to 10.151	
F <sub>REFCLK_32G_</sub> 64G	Refclk Frequency for devices that support 32GT/s or 64GT/s.	SSC = 0% (SSC Off)	100	-	100	99.99 to 100.01	MHz
F <sub>SSC</sub>	SSC Modulation Frequency	-	31.2	31.5	31.9	30 to 33	kHz
T <sub>SSC_FREQ_</sub>	SSC Deviation for all devices and architectures except 32GT/s or 64GT/s devices operating in SRIS mode.	SSC = -0.5%	-0.490	-0.488	-0.486	-0.5	%

Table 31. 100MHz PCIe Output Clock Accuracy and SSC (Cont.)

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	PCIe Limit <sup>[1]</sup>	Unit
T <sub>SSC_FREQ_</sub> DEV_32G_64G_ SRIS	SSC Deviation for devices that support 32 or 64GT/s operating in SRIS mode, at any speeds.	SSC = -0.3%	-0.300	-0.295	-0.290	-0.3	%
T <sub>SSC_MAX_</sub> FREQ_SLEW	Max df/dt of the SSC. [5]	-	-	310	372	1250	ppm/ us
T <sub>TRANSPORT</sub> _ DELAY	Tx-Rx transport delay used for PCle Jitter calculations. <sup>[6]</sup>	Applies to Common Clocked architectures only.	-	-	12	12	ns

- 1. The specification limits are taken from either the *PCle Base Specification Revision 6.0* or from relevant x86 processor specifications, whichever is more stringent.
- 2. Measured from differential waveform.
- 3. PPM refers to parts per million and is a DC absolute period accuracy specification. 1 PPM is 1/1,000,000th of 100.000000MHz exactly or 100Hz. For 100PPM, then we have an error budget of 100Hz/PPM \* 100PPM = 10kHz. The period is to be measured with a frequency counter with measurement window set to 100 ms or greater. The ±100PPM applies to systems that do not employ Spread-Spectrum Clocking, or that use common clock source. For systems employing Spread-Spectrum Clocking, there is an additional 2,500PPM nominal shift in maximum period resulting from the 0.5% down spread resulting in a maximum average period specification of +2,600PPM for Common Clock Architectures. SRIS Architectures may have a lower allowed spread percentage. Devices meeting these specifications automatically meet the less stringent -300ppm to +2800ppm tolerances for data rates ≤16GT/s. Refer to Section 8.6 of the PCI Express Base Specification, Revision 6.0.
- 4. Defined as the absolute minimum or maximum instantaneous period. This includes cycle-to-cycle jitter, relative PPM tolerance, and spread-spectrum modulation. Devices meeting these specifications automatically meet the less stringent and 9.847ns to 10.203ns tolerances for data rates ≤16GT/s.
- 5. Measurement is made over a 0.5us time interval with a 1st order LPF with an fC of 60x the SSC modulation frequency (1.89MHz for 31.5kHz modulation frequency).
- 6. This is the default value used for all PCIe Common Clock architecture jitter calculations. There are form factors (for example topologies including long cables) that may exceed this limit. Contact Renesas for assistance calculating jitter if your topology exceeds 12ns.

**Table 32. Spread-Spectrum Programmability** 

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
fsscmod	SSC Modulation Frequency	Modulation frequency. 30 - 63		63	kHz	
SSC%	Spread percentage [1]	Down Spread.	-1	-	-0.05	%
33078		Center Spread.	±0.025	-	±0.75	70
f <sub>OUTSSC</sub>	Output frequency	Allowable output frequency range when SSC is enabled.	33	-	650	MHz

1. Spread off is 0%.

Table 33. GPI/GPIO Electrical Characteristics – 1.8V VDDD, VDDR, or VDDX [1][2]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>IH</sub>	Input High Voltage [3]	XIN_REFIN, XOUT_REFINB, GPI[3:0], GPIO[4:0].	0.65 VDD	-	VDD + 0.3	
V <sub>IL</sub>	Input Low Voltage [3]	XIN_REFIN, XOUT_REFINB, GPI[3:0], GPIO[4:0].	-0.3	-	0.35 VDD	
V <sub>OH</sub>	Output High Voltage [3]	GPIO[4:0], IOH = -2mA.	VDD - 0.45	-	VDD + 0.3	
V <sub>OL</sub>	Output Low Voltage [3]	GPIO[4:0], IOL = 2mA.	-	-	0.45	V
V <sub>IH</sub>	Input High Voltage	GPIO[2:0], when set to tri-level.	0.75 VDD	-	VDD + 0.3	
V <sub>IM</sub>	Input Mid Voltage	GPIO[2:0], when set to tri-level.	0.45 VDD	-	0.55 VDD	
V <sub>IL</sub>	Input Low Voltage	GPIO[2:0], when set to tri-level.	-0.3	-	0.25 VDD	

Input specifications refer to signals XIN\_REFIN, XOUT\_REFINb, GPI[3:0], GPIO[4:0], when acting as inputs. Output specifications refer
to signals GPIO[4:0], when acting as outputs. To determine which VDD pin is referenced for each group in Table 33, see GPI and GPIO
VDD pin assignments in Pin Information. For SCL\_SCLK, SDA\_SDI, see the I2C/SMBus electrical characteristics Table 38 and Table 39.

Table 34. GPI/GPIO Electrical Characteristics – 2.5V VDDD, VDDR, or VDDX [1][2]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>IH</sub>	Input High Voltage [3]	XIN_REFIN, XOUT_REFINB, GPI[3:0], GPIO[4:0].	1.7	-	VDD + 0.3	
V <sub>IL</sub>	Input Low Voltage [3]	XIN_REFIN, XOUT_REFINB, GPI[3:0], GPIO[4:0].	-0.3	-	0.7	
V <sub>OH</sub>	Output High Voltage [3]	GPIO[4:0], IOH = -2mA.	1.7	-	VDD + 0.3	
V <sub>OL</sub>	Output Low Voltage [3]	GPIO[4:0], IOL = 2mA.	-	-	0.7	V
V <sub>IH</sub>	Input High Voltage	GPIO[2:0], when set to tri-level.	0.75 VDD	-	VDD + 0.3	
$V_{\text{IM}}$	Input Mid Voltage	GPIO[2:0], when set to tri-level.	0.45 VDD	-	0.55 VDD	
V <sub>IL</sub>	Input Low Voltage	GPIO[2:0], when set to tri-level.	-0.3	-	0.25 VDD	

Input specifications refer to signals XIN\_REFIN, XOUT\_REFINb, GPI[3:0], GPIO[4:0], when acting as inputs. Output specifications refer
to signals GPIO[4:0], when acting as outputs. To determine which VDD pin is referenced for each group in Table 34, see GPI and GPIO
VDD pin assignments in Pin Information. For SCL\_SCLK, SDA\_SDI, see the I2C/SMBus electrical characteristics Table 38 and Table 39.

<sup>2.</sup> CLKIN[1:0]/CLKIN[1:0]b used as two single-ended clocks rather than as a differential clock.

<sup>3.</sup> These values are compliant with JESD8-7A. These values only apply to XIN\_REFIN and XOUT\_REFINB when "Input Buffer" mode is selected. See the Applications section for more details.

 $<sup>2. \</sup>quad \text{CLKIN} \\ \text{[1:0]/CLKIN} \\ \text{[1:0]b used as two single-ended clocks rather than as a differential clock.}$ 

<sup>3.</sup> These values are compliant with JESD8-5A.01. These values only apply to XIN\_REFIN and XOUT\_REFINB when "Input Buffer" mode is selected. See the Applications section for more details.

Table 35. GPI/GPIO Electrical Characteristics – 3.3V VDDD, VDDR, or VDDX [1][2]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>IH</sub>	Input High Voltage [3]	XIN_REFIN, XOUT_REFINB, GPI[3:0], GPIO[4:0].	2.2	-	VDD + 0.3	
V <sub>IL</sub>	Input Low Voltage [3]	XIN_REFIN, XOUT_REFINB, GPI[3:0], GPIO[4:0].	-0.3	-	0.8	
V <sub>OH</sub>	Output High Voltage [3]	GPIO[4:0], IOH = -2mA.	2.4	-	VDD + 0.3	
$V_{OL}$	Output Low Voltage [3]	GPIO[4:0], IOL = 2mA.	-	-	0.4	V
V <sub>IH</sub>	Input High Voltage	GPIO[2:0], when set to tri-level.	0.75 VDD	-	VDD + 0.3	
$V_{\text{IM}}$	Input Mid Voltage	GPIO[2:0], when set to tri-level.	0.45 VDD	-	0.55 VDD	
V <sub>IL</sub>	Input Low Voltage	GPIO[2:0], when set to tri-level.	-0.3	-	0.25 VDD	

Input specifications refer to signals XIN\_REFIN, XOUT\_REFINb, GPI[3:0], GPI0[4:0], when acting as inputs. Output specifications refer
to signals GPI0[4:0], when acting as outputs. To determine which VDD pin is referenced for each group in Table 35, see GPI and GPI0
VDD pin assignments in Pin Information. For SCL\_SCLK, SDA\_SDI, see the I2C/SMBus electrical characteristics Table 38 and Table 39.

Table 36. CMOS GPI/GPIO Common Electrical Characteristics [1][2]

Syn	nbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
I	IL	Input Leakage Current	Includes input pull up/pull down resistor current. V <sub>IL</sub> = 0V, V <sub>IH</sub> = V <sub>DD</sub> .	-15	-	15	μΑ

<sup>1.</sup> Input specifications refer to signals XIN\_REFIN, XOUT\_REFINb, GPI[3:0], GPIO[4:0], when acting as inputs. Output specifications refer to signals GPIO[4:0], when acting as outputs. For VDD pin mapping, see GPI and GPIO VDD pin assignments in Pin Information.

Table 37. Power Supply Current [1]

Symbol	Parameter	Conditions	Typical	Maximum	Unit
		CMOS inputs (per input) [2][3]	11	20	
		HCSL inputs (per input pair) [3]	12	15	
		LVDS inputs (per input pair) [2][3]	13	14	
I <sub>DDR</sub>	$V_{DDR} \mbox{ Supply Current} \qquad V_{DDR} = 2.5 \mbox{V or } 3.3 \mbox{V},$ $\mbox{CML inputs (per input pair)} \begin{subarray}{c} \mbox{$[3][4]$} \mbox{$V_{DDR}$} = 2.5 \mbox{V or } 3.3 \mbox{V, input termion disabled.} \end{subarray}$ $\mbox{CML inputs (per input pair)} \begin{subarray}{c} \mbox{$[3][4]$} \mbox{$V_{DDR}$} = 2.5 \mbox{V or } 3.3 \mbox{V, input termion disabled.} \end{subarray}$	LVPECL inputs (per input pair) [3][4]  V <sub>DDR</sub> = 2.5V or 3.3V,	13	15	mA
		V <sub>DDR</sub> = 2.5V or 3.3V, input termination	14	16	
		V <sub>DDR</sub> = 2.5V or 3.3V, input termination	33	54	
I <sub>DDRBIAS</sub>	Bias Supply Current	Internal DC-bias circuit when enabled for AC-coupled external clock (per input pair) [3]	13	24	mA

<sup>2.</sup> CLKIN[1:0]/CLKIN[1:0]b used as two single-ended clocks rather than as a differential clock.

<sup>3.</sup> These values are compliant with JESD8-5A.01. These values only apply to XIN\_REFIN and XOUT\_REFINB when "Input Buffer" mode is selected. See the Applications section for more details.

<sup>2.</sup> CLKIN[1:0]/CLKIN[1:0]b used as two single-ended clocks rather than as a differential clock.

Table 37. Power Supply Current [1] (Cont.)

Symbol	Parameter	Conditions	Typical	Maximum	Unit				
I <sub>DDX</sub>	V <sub>DDX</sub> Supply Current	Crystal oscillator supply	3.5	5	mA				
I <sub>DDA</sub>	V <sub>DDA</sub> Supply Current	V <sub>DDA</sub> = any valid supply.	142	151	mA				
I <sub>DDD</sub>	V <sub>DDD</sub> Supply Current	V <sub>DDD</sub> = any valid supply.	69	73	mA				
	V <sub>DDO</sub> Supply Current per	V <sub>DDO</sub> = 1.8V <u>+</u> 5%.	13	20					
	output pair, CMOS mode (both OUT[x] and OUT[x]b	V <sub>DDO</sub> = 2.5V <u>+</u> 5%.	18	24	mA				
	enabled). <sup>[5][6]</sup>	V <sub>DDO</sub> = 3.3V <u>+</u> 5%.	25	33					
I <sub>DDO_CMOS</sub>	V <sub>DDO</sub> Supply Current per	V <sub>DDO</sub> = 1.8V <u>+</u> 5%.	8	16					
	output pair, CMOS mode (OUT[x] or OUT[x]b enabled,	V <sub>DDO</sub> = 2.5 <u>+</u> 5%.	11	17	mA				
	other output Hi-Z). [5][6]	V <sub>DDO</sub> = 3.3 <u>+</u> 5%.	15	23	-				
	V <sub>DDO</sub> Supply Current per output pair <sup>[5][6]</sup>	LP-HCSL outputs, 850hm impedance, fast slew rate, 650MHz. V <sub>DDO</sub> = any valid supply.	12	19					
I <sub>DDO_LPHCSL</sub>		LP-HCSL outputs, 850hm impedance, fast slew rate, 100MHz for PCIe. V <sub>DDO</sub> = any valid supply.	13	17	- mA				
I <sub>DDO_LVDS</sub>	V <sub>DDO</sub> Supply Current per output pair, LVDS mode <sup>[3][4]</sup>	V <sub>DDO</sub> = any valid supply.	8	17	mA				
I <sub>DD_IOD</sub>	V <sub>DDO</sub> Divider Supply Current	Portion of VDDO used by IOD	25	28	mA				
I <sub>DD_FOD</sub>	V <sub>DDO</sub> Divider Supply Current	Portion of VDDO used by FOD	38	51	mA				
		Power Down Mode Enabled, VDDs = 1.8V	13	16					
I <sub>DD_PD</sub>	Total Power Down Current	Power Down Mode Enabled, VDDs = 2.5V 15 23							
		Power Down Mode Enabled, VDDs = 3.3V	19	38					

- 1. Current consumption figures represent a worst-case consumption with all functions associated with the particular voltage supply enabled and all outputs running at maximum speed, unless otherwise noted. This information is provided to allow for design of appropriate power supply circuits that will support all possible register-based configurations for the device. To determine actual consumption for the user's device configuration, see Power Considerations. Outputs are not terminated. Values apply to all voltage levels unless noted.
- Voltage of the input signal must be appropriate for the V<sub>DDR</sub> voltage supply level when using a DC-coupled connection. For example, when supplying an LVDS input signal that is referenced to a 2.5V supply at its source, the V<sub>DDR</sub> supply must also be 2.5V nominal voltage. When using a 3.3V CMOS input signal, V<sub>DDR</sub> must be 3.3V
- 3. There are two possible input clock pairs. If both are used, the current for each type must be added together. If the external clock(s) is/are AC-coupled, the internal DC-bias must be enabled and also added to the total I<sub>DDR</sub> current.
- 4. LVPECL and CML input clocks are not supported when  $V_{\mbox{\scriptsize DDR}}$  = 1.8V.
- I<sub>DDO\_x</sub> denotes the current consumed by each output driver and does not include output divider current. These values are measured at maximum output frequency, unless otherwise stated (200MHz for LVCMOS outputs and 650MHz for differential outputs).
- 6. Please refer to the Output Driver and Output Divider  $V_{DDO}$  Pin Assignments Table to determine the allocation of  $I_{DDO\_IOD}$ ,  $I_{DDO\_FOD}$  and  $I_{DDO\_x}$  to each  $V_{DDO}$  pin.

Table 38. I<sup>2</sup>C/SMBus Bus DC Electrical Characteristics [1]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>IH</sub>	High-level input voltage for SCL_SCLK and SDA_nCS	-	0.7 V <sub>DDD</sub>	-	-	V
V <sub>IL</sub>	Low-level input voltage for SCL_SCLK and SDA_nCS	-	-	-	0.3 V <sub>DDD</sub>	V
V <sub>HYS</sub>	Hysteresis of Schmitt trigger inputs	-	0.05 V <sub>DDD</sub>	-	-	V
V <sub>OL</sub>	Low-level output voltage for SCL_SCLK and SDA_nCS	I <sub>OL</sub> = 4mA	-	-	0.4	٧
I <sub>IN</sub>	Input leakage current per pin	-	-10	-	10	μA
C <sub>B</sub>	Capacitive Load for Each Bus Line	-	-	-	400	pF

<sup>1.</sup>  $V_{OH}$  is governed by the  $V_{PUP}$ , the voltage rail to which the pull up resistors are connected.




Figure 3. I<sup>2</sup>C/SMBus Slave Timing Diagram

Table 39. I<sup>2</sup>C/SMBus Bus AC Electrical Characteristics

Symbol	Parameter	Conditions	100kHz Class Minimum	100kHz Class Maximum	400kHz Class Minimum	400kHz Class Maximum	Unit
fsмв	SMBus Operating Frequency [1]	-	10	100	10	400	kHz
tBUF	Bus free time between STOP and START Condition	-	4.7	-	1.3	-	
thd:sta	Hold time after (REPEATED) START Condition [2]	-	4	-	0.6	-	μs
tsu:sta	REPEATED START Condition setup time	-	4.7	-	0.6	-	
tsu:sto	STOP Condition setup time	-	4	-	0.6	-	
thd:dat	Data hold time [3]	-	300	-	300	-	
tsu:dat	Data setup time	-	250	-	100	-	ns
ttimeout	Detect SCL_SCLK low timeout [4]	-	25	35	25	35	
ttimeout	Detect SDA_nCS low timeout [5]	-	25	35	25	35	ms
tLOW	Clock low period	-	4.7	-	1.3	-	
thigh	Clock high period [6]	-	4	50	0.6	50	μs

Table 39. I <sup>2</sup> C/SMBus	Bus AC Electrical	Characteristics	(Cont.)
----------------------------------	-------------------	-----------------	---------


Symbol	Parameter	Conditions	100kHz Class Minimum	100kHz Class Maximum	400kHz Class Minimum	400kHz Class Maximum	Unit
tLOW:SEXT	Cumulative clock low extend time (slave device) [7]	-	N/A, the RC310xxA do not extend the clock low.				ms
tlow:mext	Cumulative clock low extend time (master device) [8]	-	N/A, the RC310xxA are not bus masters.				1115
tF	Clock/Data Fall Time [9]	-	-	120	-	120	
tr	Clock/Data Rise Time [9]	-	-	120	-	120	ns
tspike	Noise spike suppression time [10]	-	-	N/A	-	50	

- 1. A master shall not drive the clock at a frequency below the minimum f<sub>SMB</sub>. Further, the operating clock frequency shall not be reduced below the minimum value of f<sub>SMB</sub> due to periodic clock extending by slave devices as defined in Section 5.3.3 of the SMBus 2.0 Specification. This limit does not apply to the bus idle condition, and this limit is independent from the t<sub>LOW:SEXT</sub> and t<sub>LOW:MEXT</sub> limits. For example, if the SMBCLK is high for t<sub>HIGH:MAX</sub>, the clock must not be periodically stretched longer than 1/f<sub>SMB:MIN</sub> t<sub>HIGH:MAX</sub>. This requirement does not pertain to a device that extends the SMBCLK low for data processing of a received byte, data buffering and so forth for longer than 100µs in a non-periodic way.
- A device must internally provide sufficient hold time for the SMBDAT signal (with respect to the V<sub>IH:MIN</sub> of the SMBCLK signal) to bridge the undefined region of the falling edge of SMBCLK.
- Slave devices may have caused other slave devices to hold SDA low. The maximum time that a device can hold SMBDAT low after the master raises SMBCLK after the last bit of a transaction. A slave device may detect how long SDA is held low and release SDA after the time out period.
- 4. Devices participating in a transfer can abort the transfer in progress and release the bus when any single clock low interval exceeds the value of t<sub>TIMEOUT:MIN</sub>. After the master in a transaction detects this condition, it must generate a stop condition within or after the current data byte in the transfer process. Devices that have detected this condition must reset their communication and be able to receive a new START condition no later than t<sub>TIMEOUT:MAX</sub>. Typical device examples include the host controller, and embedded controller, and most devices that can master the SMBus. Some simple devices do not contain a clock low drive circuit; this simple kind of device typically may reset its communications port after a start or a stop condition. A timeout condition can only be ensured if the device that is forcing the timeout holds the SMBCLK low for t<sub>TIMEOUT:MAX</sub> or longer.
- 5. The device has the option of detecting a timeout if the SDA\_nCS pin is also low for this time.
- 6. t<sub>HIGH:MAX</sub> provides a simple guaranteed method for masters to detect bus idle conditions. A master can assume that the bus is free if it detects that the clock and data signals have been high for greater than t<sub>HIGH:MAX</sub>.
- 7. t<sub>HIGH:MAX</sub> provides a simple guaranteed method for masters to detect bus idle conditions. A master can assume that the bus is free if it detects that the clock and data signals have been high for greater than t<sub>HIGH:MAX</sub>.
- 8. t<sub>LOW:SEXT</sub> is the cumulative time a given slave device is allowed to extend the clock cycles in one message from the initial START to the STOP. It is possible that another slave device or the master will also extend the clock causing the combined clock low extend time to be greater than t<sub>LOW:SEXT</sub>. Therefore, this parameter is measured with the slave device as the sole target of a full-speed master.
- 9. The rise and fall time measurement limits are defined as follows:

Rise Time Limits:  $(V_{IL:MAX} - 0.15V)$  to  $(V_{IH:MIN} + 0.15V)$ 

Fall Time Limits:  $(V_{IH:MIN} + 0.15V)$  to  $(V_{IL:MAX} - 0.15V)$ 

10. Devices must provide a means to reject noise spikes of a duration up to the maximum specified value.






Figure 4. SPI Bus Timing

**Table 40. SPI Slave Interface Electrical Characteristics** 

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
f <sub>OP</sub>	Operating frequency	-	0.1	-	20	MHz
t <sub>PWH</sub>	SCLK Pulse Width High	-	-	25	-	
t <sub>PWL</sub>	SCLK Pulse Width Low	-	-	25	-	ns
t <sub>SU1</sub>	nCS Setup Time to SCLK rising or falling edge	-	-	7	-	ns
t <sub>HD1</sub>	nCS Hold Time from SCLK rising or falling edge	-	-	10	-	ns
t <sub>SU2</sub>	SDIO Setup Time to SCLK rising or falling edge	-	-	4	-	ns
t <sub>HD2</sub>	SDIO Hold Time from SCLK rising or falling edge	-	-	1	-	ns
t <sub>D1</sub>	Read Data Valid Time from SCLK rising or falling edge with no data delay added	-	-	6	-	ns
t <sub>D1d</sub>	Read Data Valid Time from SCLK rising or falling edge including half period of SCLK delay added to data timing	[1]	-	6 + half SCLK period	-	ns
t <sub>D2</sub>	SDIO Read Data Hi-Z Time from CS High	[2]	-	10	-	ns

<sup>1.</sup> Adding the extra half period of delay is a register programming option to emulate read data being clocked out on the opposite edge of the SCLK to the write data.

<sup>2.</sup> This is the time until the device releases the signal. Rise time to any specific voltage is dependent on pull-up resistor strength and PCB trace loading.

**Table 41. Power Supply Noise Rejection** 

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
_		f <sub>NOISE</sub> ≤ 1MHz, VDDO[0:6] <sup>[5]</sup>	-146	-112	-	
		f <sub>NOISE</sub> ≤ 1MHz	-76	-69	-	
		f <sub>NOISE</sub> ≤ 100kHz	-138	-135	-	
PSNR	Power Supply Noise Rejection [1][2][3][4]	f <sub>NOISE</sub> ≤ 100kHz	-97	-85	-	dBc
PONK	1.8V operation	100kHz ≤ f <sub>NOISE</sub> ≤ 500kHz	-140	-139	-	авс
		100kHz ≤ f <sub>NOISE</sub> ≤ 500kHz	-138	-105	-	
		500kHz ≤ f <sub>NOISE</sub> ≤ 1MHz	-144	-143	-	
		500kHz ≤ f <sub>NOISE</sub> ≤ 1MHz	-93	-90	-	
		f <sub>NOISE</sub> ≤ 1MHz, VDDO[0:6] <sup>[5]</sup>	-146	-112	-	
		f <sub>NOISE</sub> ≤ 1MHz	-76	-69	-	
		f <sub>NOISE</sub> ≤ 100kHz	-138	-135	-	
DOND	Power Supply Noise Rejection [1][3][4][6]	f <sub>NOISE</sub> ≤ 100kHz	-94	-85	-	-ID-
PSNR	2.5V or 3.3V operation	100kHz ≤ f <sub>NOISE</sub> ≤ 500kHz	-140	-139	-	dBc
	·	100kHz ≤ f <sub>NOISE</sub> ≤ 500kHz	-138	-105	-	
		500kHz ≤ f <sub>NOISE</sub> ≤ 1MHz	-144	-143	-	
		500kHz ≤ f <sub>NOISE</sub> ≤ 1MHz	-93	-90	-	

<sup>1.</sup> Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

- 2.  $VDDX = VDDR = VDDR2 = VDDA = VDD[0:6] = 1.8V \pm 5\%$ , VSS = 0V, TA = -40°C to 85°C.
- 3. 50mV peak-to-peak sine wave applied injected on indicated power supply pin(s).
- 4. Noise spur amplitude measured relative to 156.25MHz carrier frequency.
- 5. Excluding VDDOx of the output being measured.
- 6.  $VDDX = VDDR = VDDR2 = VDDA = VDD[0:6] = 2.5V \text{ or } 3.3V \pm 5\%, VSS = 0V, TA = -40^{\circ}C \text{ to } 85^{\circ}C.$

# 3. Functional Description

The RC310xxA is a small-form factor, fully integrated, low-power, high performance frequency synthesizer with jitter attenuation and network synchronization capabilities. The device is optimized to deliver excellent phase noise as required for driving Ethernet PHYs/switch, ASICs, or FPGAs. The RC310xxA supports JEDEC JESD204B/C for converter synchronization, JEDEC JESD204B/C converter synchronization, IEEE1588, and SyncE for network-based synchronization.

The following sections provide an overview of the RC310xxA.

# 3.1 Power-Up, Configuration, and Serial Interfaces

The RC310xxA can be powered up and configured in three ways:

- 1. From 1 of 27 internal non-volatile memory using OTP user configurations (UserCfgs)
- 2. From its slave serial interface
- 3. From an external I2C EEPROM

The RC310xxA supports three slave serial interfaces (I2C, SPI, and SMBUS), and one serial master interface (I2C). These interfaces share the same pins, so only one is available at a time.

# 3.2 Input Clocks

The RC310xxA supports one crystal/reference input that is used as a reference to the analog PLL (APLL) and up to two differential or four single-ended clock inputs that are used as a reference to the digital PLL (DPLL) and support hitless reference switching.

# 3.2.1 Crystal/Reference Input

The crystal input supports crystal frequencies of 8MHz to 80MHz. It has programmable internal load capacitors to support crystals with CL = 6pF to 12pF.

The crystal input may being over-driven with differential or single-ended inputs with proper external terminations. It also supports being over-driven with a clipped sine-wave TCXO with a 0.8V<sub>PP</sub> signal.

The supported frequency range is same as reference clock inputs: 1kHz to 650MHz in differential mode, and 1kHz to 200MHz in single-ended mode.

An available LOS monitor detects the loss of signal on crystal input.

# 3.2.2 Clock Inputs

There are two differential clock inputs that support LVDS, HCSL, or single-ended CMOS logic levels without external terminations. LVPECL or CML clock inputs may be supported with external terminations and/or AC coupling. Internal terminations are available for both HCSL and LVDS logic levels. Additionally, HCSL input terminations support both 100ohm and 85ohm operating environments.

If set to single-ended type, the differential inputs turn into two single-ended inputs. CLKIN0 drives clkin0 internally, CLKIN0b drives clkin1 internally. CLKIN1 drives clkin2 internally, and CLKIN1b drives clkin3 internally. If set to differential type, CLKIN0/CLKIN0b pair drives clkin0 while CLKIN1/CLKIN1b pair drives clkin2. Internal biasing is available for AC-coupled applications. The two clock inputs can be left floating when unused. An available LOS monitor detects the loss of signal on crystal input. Frequency monitoring is also available on the clock inputs.



# 3.3 Clock Input Monitors

There are two types of reference clock monitors. The APLL input is monitored for Loss of Signal (LOS). While the DPLL clock inputs (CLKIN0, CLKIN0B, CLKIN1, CLKIN1B) each have LOS, activity and frequency monitoring.

- The LOS monitor detects missing edges over a window of several reference clock periods. For the best
  accuracy, it is recommended to program the window to be equal to at least 8 times that of the measuring clock
  period.
- The frequency monitor may be configured to measure the reference over a nominal 5ms time window in order to achieve ~1ppm granularity.
- The frequency monitor may be configured to measure the reference over a nominal 0.4s time window in order to achieve ~12ppb granularity.

#### **3.4 APLL**

The APLL is fractional LC-VCO based PLL with an operating range from 9.5GHz to 10.7GHz. Any of the available input clocks can be selected to drive the APLL, and the input clock can be frequency doubled for increased performance. The APLL is temperature compensated for the utmost frequency stability. For synchronous, deterministic requirements, the APLL also supports ZDB mode where CLKIN0 is used for the feedback input.

#### 3.4.1 APLL Lock Detector

The APLL lock detector indicates whether the APLL is locked to a functioning crystal or reference input by monitoring the phase errors. Lock status can be sent on to a GPIO pin or in the register map.

#### 3.5 **DPLL**

To operate as a network synchronizer or jitter attenuator, the DPLL and APLL are nested and form a fractional-N DPLL architecture. The System APLL locks to an input clock from a crystal or a crystal oscillator and generates an output clock of approximately 10GHz. The APLL uses a fractional feedback divider with 26-b numerator and fixed 26-b denominator to generate its feedback clock. The fractional feedback divide ratio is dynamically controlled by the DPLL. The DPLL also uses the APLL's VCO clock to generate the fractional divided DPLL feedback clock. The DPLL fractional feedback divider, which is comprised of 48-b numerator and 48-b denominator, is static during normal operation. The DPLL can also be optionally disabled to operate the RC31008/31012A in synthesizer/DCO mode.

#### 3.6 DPLL Reference Selection

The DPLL can lock to one of either the two differential or the four single ended input clocks. The reference selection can be either automatic or manual and when enabled, hitless switching results in negligible (< 100ps) output clock initial phase hit during reference switching or the DPLL exiting from holdover.

#### 3.6.1 Manual Reference Selection

In manual mode, the selection is set either by GPIO or GPI pins or in the register map.

#### 3.6.2 Automatic Reference Selection

In automatic mode, the selection is based on clock quality statuses and priorities. The quality statuses are from clock monitors. If two clock inputs are programmed to the same priority, the one with lower index number takes precedence (e.g., clkin0 takes precedence over clkin1).

The automatic reference selection can either be revertive or non-revertive. In revertive mode, the reference clock that is qualified and of the highest priority is always selected. If a reference clock of higher priority than the currently selected one becomes qualified, the DPLL will switch to that reference clock; if a reference clock of equal or lower priority than the currently selected one becomes qualified, the DPLL will keep the current reference clock.



In non-revertive mode, if there is a higher priority reference clock is coming back (from disqualified to qualified), the current selected reference clock remains selected unless it gets disqualified.

# 3.6.3 Hitless Reference Switching

If hitless switching is enabled, the output clock initial phase hit will be minimized (< 100ps) during reference switching or the DPLL exiting from holdover, while the input clock and output clock may no longer be aligned. If hitless switching is disabled, the output clock phase change slope is determined by DPLL loop characteristics and phase slope limit.

Minimal initial phase hit of < 100ps can only be met during reference switching when the reference clocks are of same fractional frequency offset. If they are of different fractional frequency offset (up to 200ppm), the output clock phase will track to the new reference clock.

# 3.7 DPLL Operating Modes

The DPLL can operate in six different states: Free-run, Acquire, Normal, Holdover, Hitless-switch, and Write-frequency. The state transitions can either be manual or automatic.

#### 3.7.1 Free-run

During power-on reset or VCO calibration or in synthesizer mode, the DPLL is in the free-run state. In this state, no reference clock is used and the output clocks are tracking the APLL reference clock.

# 3.7.2 Acquire

When there is at least one qualified reference, the DPLL will be tracking the selected qualified reference at the acquisition bandwidth and damping factor settings. If the reference clock is disqualified and no other qualified reference clock is available, the DPLL transitions to either the free-run state or the holdover state. When lock-detector detects a lock, DPLL transitions to the normal state.

#### **3.7.3** Normal

In the normal state, the DPLL is tracking the selected reference clock with the normal locking bandwidth and damping factor settings. If the selected reference clock is disqualified, the state machine goes to either the holdover or the free-run state. At a reference switch, the state machine goes via the Holdover state to the Hitless Switch state or the Acquire state.

#### 3.7.4 Holdover

In the holdover state, the DPLL output frequency will be held at the instantaneous value or a value that is low pass filtered and/or restored from the holdover history registers. The initial holdover accuracy is less than 50ppb.

#### 3.7.5 Hitless Switch

At a hitless reference switch or a hitless transition from the holdover state, the DPLL's TDC will measure the phase offset between the (newly) selected reference clock and the feedback clock, both of which are averaged. This offset is stored in an internal phase offset register. As a result, the output clocks will experience a minimal phase transient due to the reference switch or coming out of holdover. After the hitless switch procedure has finished, the state machine transitions to the Acquire state unless the reference clock fails.

## 3.7.6 Write Frequency

In the write-frequency mode the DPLL is not tracking any reference clock. The DPLL output frequency offset is directly controlled by preset value in the register map.

#### 3.7.7 Manual Mode

The DPLL operation can be forced to the free-run, holdover, and write-frequency states.



#### 3.8 DPLL Lock Detector

The DPLL lock detector declares lock when the phase from the phase detector remains within a programmable range for a programmable time interval both of which are set in the register map. This indicates that the DPLL is locked to the reference clock input. Once the phase output from the phase detector has been below the lock threshold for half of the programmed lock interval, the internal lock signal is asserted and the normal loop filter bandwidth and damping applied to the DPLL's loop filter instead of the acquire filter settings.

# 3.9 Output Dividers

The RC310xxA provides four integer and three fractional output dividers.

# 3.9.1 Integer Output Dividers

All four Integer Output Dividers (IOD) are identical. They use a 25-bit divider to provide output frequencies of 1kHz to 650MHz from the VCO clock. Changing IOD values results in an immediate change to the new frequency. Glitch-less squelch and release of the IOD clock is supported. When enabled, this mimics a gapped clock behavior when an IOD frequency is changed.

#### 3.9.1.1 SYSREF Generation

The RC310xxA supports pulse mode SYSREF generation within each IOD and the number of pulses is programmable. Partial SYSREF (generating SYSREF pulses on a subset of the outputs configured for SYSREF) is also supported. The phase of each IOD in the group can be independently adjusted if skew is intended.

## 3.9.2 Fractional Output Dividers

There are three Fractional Output Dividers (FOD). Each FOD can divide down the VCO clock to provide frequencies from 1kHz to 650MHz. Each FOD is implemented in two stages. The first stage is an 8-bit fractional divider with Digital Control Delay (DCD) correction. The DCD FOD allows a divide down of the VCO clock to 30MHz to 650MHz. A 17-bit second-stage integer divider with minimum divide ratio of 4 and a maximum ratio of 2\*(2<sup>17</sup>-1) allows output frequencies lower than 30MHz. For output frequencies above 30MHz, this second-stage divider may be bypassed.

#### 3.9.2.1 Spread-Spectrum Clocking

FOD0 and FOD1 support Spread-Spectrum Clocking (SSC).

When SSC is enabled, the spread spectrum engine modulates the FOD divider ratio with a triangular modulation pattern. The modulation can be programmed for either down-spread or center-spread. The SSC modulation frequency can be programmed to a value between 30kHz to 63kHz. The SSC amplitude can be programmed in 0.05% steps to -1.5% for down spread, or ±1.5% for center spread. When turning off SSC, the current modulation cycle completes, returning the output to the non-spreading frequency before the SSC stops.

#### 3.9.2.2 Sync and Phase Adjustment

Each FOD can adjust its output clock phase with a step size of 1/4 VCO period up to about ±20ns. The adjustment can be of either positive or negative directions.

IOD phase adjustment is same as FOD phase adjustment but with a step size of one VCO period.

## 3.9.2.3 Digital Controlled Oscillator (DCO) Mode

In DCO mode, a frequency control word is passed directly from an external processor or FPGA to the DPLL with a step size of 1/2<sup>40</sup> or 0.91 parts per trillion (ppt) and a full-range of ±244 parts per million (ppm) from the nominal DPLL output frequency. The frequency control word (FCW) is written to a 29-b wide register in two's-complement and then applied to the DPLL feedback divider. The reference clock inputs are unused in this mode.



#### 3.9.2.4 Numerically Controlled Oscillator (NCO) Mode

In NCO mode, each FOD can adjust its output clock frequency with a step size of  $1/2^{34}$  or 58.21 ppt and is based on incrementing the numerator while holding the 34-b denominator at a fixed value. This frequency change at the output clock is gradual without glitches. The APLL can be in either clock synthesizer/DCO or in jitter attenuator mode.

# 3.10 Clock Outputs

The RC310xxA supports up to 12 differential or 24 single-ended clock outputs or any combination of differential and single-ended clock outputs. Every differential clock output can be programmed as two single-ended clock outputs.

# 3.10.1 Output Types

The RC310xxA outputs drive HCSL inputs (such as those used in PCIe applications) directly. They use Low-Power HCSL (LP-HCSL) driver technology to eliminate external termination resistors. The LP-HCSL outputs can be set to 85ohm or 100ohm differential output impedance. The LP-HCSL outputs have selectable output swing and slew rate settings.

The RC310xxA outputs may also be set to LVDS. LVDS outputs require only a 100ohm resistor between the true and complement inputs of the receiver clock input. LVDS outputs have selectable amplitude. Both LVDS and LP-HCSL outputs provide LVPECL and CML-compatible output swing levels by using external AC coupling.

If set to single-ended mode, the output pair can drive either pin or both pins. If both pins are enabled, they can be in phase, or inverted phase. The single-ended outputs support CMOS swings of 1.8V, 2.5V, or 3.3V as determined by their VDDO voltage.

#### 3.10.2 Output Banks

The RC310xxA maps the internal and external frequency sources to output banks, that can be programmed in register out\_bank\_src, according to Table 42. There are up to 12 clock outputs arranged in seven output banks. Each bank sits on its own VDDO (each VDDO also supplies an IOD or FOD according to Table 43).

output_bank_src	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	
output_bank_sic	OUT0	OUT1	OUT[2:3]	OUT[4:7]	OUT[8:9]	OUT10	OUT11	
0x0	Ю	IOD0		/A		CLKIN1		
0x1	IOD1			1	V/A	N/A XIN_REFIN N/A		
0x2		N/A			IOD2			
0x3	N/A				10	D3		
0x4		FOD0				N/A		
0x5				FOD1				
0x6	N/A			FOD2				
0x7		N	/A	CLKIN0				

**Table 42. Output Bank Source Mapping** 

Table 43. VDD Pin Assignments for Outputs, Integer Output Dividers, and Fractional Output Dividers

$V_{DDO0}$	V <sub>DDO1</sub>	$V_{DDO2}$	V <sub>DDO3</sub>	$V_{DDO4}$	V <sub>DDO5</sub>	V <sub>DDO6</sub>	V <sub>DDX</sub>	$V_{DDR}$	$V_{DDD}$	$V_{DDA}$
IOD0, OUT0	IOD1, OUT1	FOD0, OUT[2:3]	FOD1, OUT[4:7]	FOD2, OUT[8:9]	IOD2, OUT10	IOD3, OUT11	XO, XIN_REFIN, XOUT_REFI Nb	GPI[3:0]	SCL_SCLK, SDA_nCS, GPIO[4:0], DPLL	PLL

# 4. Application Information

# 4.1 Recommendations for Unused Input and Output Pins

# 4.1.1 CLKIN/CLKINb [1:0] Inputs

For applications that do not require the use of reference clock inputs, both CLKIN and CLKINb should be left floating. If the CLKIN/CLKINb inputs are connected but not used by the device, Renesas recommends that CLKIN and CLKINb be connected to static signals, not active signals.

#### 4.1.2 LVCMOS Control Pins

LVCMOS control pins have selectable internal pull-ups and/or pull-downs. Additional resistance is not required but may be added for additional protection. A  $10k\Omega$  resistor can be used.

# 4.1.3 LVCMOS Outputs

Any LVCMOS output may be left floating if unused. There should be no trace attached. The mode of the output buffer should be set to high impedance state to avoid unnecessary noise generation.

## 4.1.4 Differential Outputs

All unused differential outputs may be left floating. There should be no trace attached. Both sides of the differential output pair should be treated the same, either left floating or terminated.

# 4.2 CLKIN/CLKINb Clock Inputs Interface

The RC310xxA provides a programmable input buffer for reference clock inputs, as shown in Figure 5. This programmable buffer supports most standard signaling protocols with no need for external termination components at the receiver end of the transmission line.




Figure 5. Programmable Input Buffer Logical Diagram

By making appropriate register selections, the switches labeled in Figure 5 can be closed as shown in Table 44 to support the indicated protocols. With the switches closed as indicated, the input buffer will operate as shown in Figure 6 for the various input reference signal protocols. Note that HCSL is used in both 100ohm and 85ohm transmission line environments and this input buffer supports both with no external terminations required.

Input Signaling Protocol	Switches Closed	V <sub>DDR</sub> Voltage Required
2.5V LVPECL	A, C	2.5V
3.3V LVPECL	A, C	3.3V
LVDS (85 ohms)	A, AP	1.8V / 2.5V / 3.3V
LVDS (100 ohms)	A	1.8V / 2.5V / 3.3V
1.8V LVCMOS	-	1.8V
2.5V LVCMOS	-	2.5V
3.3V LVCMOS	-	3.3V
CML	D	3.3V
HCSL (42.5 ohms)	B, BP	1.8V / 2.5V / 3.3V
HCSL (42 ohms)	В	1.8V / 2.5V / 3.3V
Externally AC-coupled <sup>[1]</sup>	-	1.8V / 2.5V / 3.3V

Table 44. Input Buffer Programming Options for Specific Signaling Protocols

<sup>1.</sup> In this mode of operation, AC-coupling capacitors must be used to isolate the voltage level of the transmitter from the receiver. The signal must be properly terminated on the transmitter side of the AC-coupling capacitors. Bias terminations are needed between the AC-coupling capacitors and the RC310xxA.




Figure 6. Input Buffer Behavior by Protocol

# 4.3 Overdriving the XTAL Interface

# 4.3.1 XTAL Interface Set to Input Buffer Mode

The RC310xxA has two bits to disconnect the internal XO and enable input buffer mode on the XIN\_REFIN/XOUT\_REFINb pins. First, setting sel\_ib\_xo = 0, disconnects the internal XO. Next, setting xo\_ib\_cmos\_sel = 1 enables the LVCMOS input clock path. Setting these two bits as indicated removes any AC-coupling or input voltage requirements for overdriving the XTAL interface. Note that the maximum input swing is still governed by the VDDX supply rail. Once set to Input Buffer Mode, the input can be directly driven with a single-ended or differential oscillator. There is no internal termination capability when using the XTAL interface in input buffer mode. Other than this lack of internal terminations, the input buffer mode has all capabilities of the CLKIN/CLKINb interfaces.

## 4.3.2 XTAL Interface in XO Mode, Input Buffer Mode Not Selected

If the two bits mentioned above are not set as indicated, then there is a limitation of 1.2V on the XIN REFIN/XOUT REFINb pins. Input buffer mode is preferred as described in section 4.3.1.

The XIN\_REFIN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XOUT pin can be left floating. The amplitude of the input signal should be between



500mV and 1.2V, and the slew rate must be ≥0.2V/ns. For 1.2V LVCMOS, inputs can be DC-coupled into the device as shown in Figure 7. For LVCMOS drivers with > 1.2V swing, the amplitude must be reduced from full swing to at least 1.2V in order to prevent signal interference with the power rail. The sum of the driver output impedance and Rs must equal the transmission line impedance to prevent overshoot and undershoot.




Figure 7. 1.2V LVCMOS Driver to XTAL Input Interface

Figure 8 shows an example of the interface diagram for a high-speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equal the transmission line impedance. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. We also need to scale the 3.3V LVCMOS swing to 1.2V ( $\sim$ 1/3 of the swing). This yields R1 = 2 x R2 while R1 || R2 =  $50\Omega$ . Solving for a  $50\Omega$  ohm system gives R1 =  $150\Omega$  and R2 =  $75\Omega$ . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. Different scaling factors are required for 2.5V and 1.8V LVCMOS drivers.




Figure 8. LVCMOS Driver to XTAL Input Interface

Figure 9 shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XIN\_REFIN input. Renesas recommends that all components in the schematics be placed in the layout. Though some components may not be used by the application, they can be used for debugging purposes.




Figure 9. LVPECL Driver to XTAL Input Interface

# 4.4 Differential Output Terminations

# 4.4.1 Direct-Coupled LP-HCSL Termination

For the LP-HCSL differential protocol, the following termination scheme is recommended (see Figure 10). The RC310xxA supports internal source terminations (see Figure 10) for 85 ohm or 100 ohm differential transmission lines. No external components are needed.




Figure 10. Standard HCSL Termination

# 4.4.2 Direct-Coupled LVDS Termination

For LVDS differential protocol, the following termination scheme is recommended (see Figure 11). The recommended value for the termination impedance ( $Z_T$ ) is between  $90\Omega$  and  $132\Omega$ . The actual value should be selected to match the differential impedance ( $Z_0$ ) of the transmission line. A typical point-to-point LVDS design uses a  $100\Omega$  parallel resistor at the receiver in a  $100\Omega$  differential transmission-line environment. In order to avoid any transmission-line reflection issues, any external components should be surface-mounted and must be placed as close to the receiver as possible.




Figure 11. Standard LVDS Termination

## 4.4.3 AC-Coupled Differential Terminations for Other Protocols

Alternate differential protocols including LVPECL, CML and SSTL can be supported with AC-coupled LP-HCSL outputs. Figure 12 shows a typical AC-coupled termination scheme for a  $100\Omega$  differential transmission-line environment. The RC310xxA supports a differential swing of 1.6V or 1.8V in LP-HCSL mode.

No terminations are needed between the RC310xxA and the AC-coupling capacitors. The resistors on the receiver side of the AC-coupling capacitors provide an appropriate voltage bias for the particular receiver. Finally, a  $100\Omega$  resistor across the differential pair (located near the receiver) attenuates reflections that may corrupt the clock signal integrity.

Often, receivers used with a high-performance device like the RC310xxA are equipped with internal terminations, voltage biasing, and even AC-coupling. Please consult your particular the receiver specification to determine if any or all of the indicated external components in Figure 12 are needed.

Refer to *Driving LVPECL*, *LVDS*, *CML*, and *SSTL Logic with Renesas' "Universal" Low-Power HCSL Outputs"* (AN-891) on the RC310xxA product page for additional information on both re-biasing and amplitude attenuation.

If a smaller differential swing is desired as a starting point, refer to "LVDS Termination" in *Quick Guide - Output Terminations (AN-953)* located on the RC310xxA product page.

Please contact Renesas for additional support, if necessary.




Figure 12. AC-Coupling Termination

# 4.5 Crystal Recommendations

For the latest vendor / frequency recommendations, please contact Renesas.

# 4.6 External I<sup>2</sup>C Serial EEPROM Recommendations

An external I<sup>2</sup>C EEPROM can be used to store configuration data, please contact Renesas for specific recommendations. A specific configuration code is required for the devices to access an external I<sup>2</sup>C serial EEPROM at power up. See the ordering information.

# 4.7 Power Considerations

The electrical characteristics tables provide current consumption values for various blocks and output configurations, and can be used to estimate total current consumption for a particular design. The Renesas IC Toolbox, available on the Renesas website, can also be used to estimate current consumption. A quick note on terms used in this section: "power rail" refers to the power connection to a particular VDD pin. This means that different VDD pins might be connected to the same voltage, yet may also be connected to different power rails. We will use "power rail" when discussing power sequencing considerations.

# 4.7.1 Power Sequencing Considerations

The power sequencing considerations must be followed to ensure robust operation of the RC310xxA. When the entire RC310xxA is powered from a single power rail, these considerations are easy to meet. For applications where multiple supply rails are used, meeting these considerations requires a bit of planning.

The RC310xxA has two GPIO functions (PWRGD/PWRDN# or PWRGD/RESTART#) which can simplify power supply sequencing in multi-power rail environments. There are two scenarios to consider. The first scenario does not use the PWRGD/PWRDN# or PWRGD/RESTART# function (GPI/GPIO pin). The second scenario uses the PWRGD/PWRDN# or PWRGD/RESTART# function.

The RC310xxA has no specific power sequencing requirements. The design software may be used to disconnect unused power supply pins in the silicon, which then allows the user to leave these unused supply pins unconnected. These unused pins are then removed from power sequencing considerations.

The RC310xxA also has two GPIO functions (PWRGD/PWRDN# or PWRGD/RESTART#) which give the user more control over power up timing in applications environments such as data centers. These environments often need to hold clocks in reset until the devices receiving the clocks have completed their power-up housekeeping and are ready to receive clocks. We discuss operation without this GPIO function first, followed by a discussion with this GPIO function.

#### 4.7.1.1 Power-Up Operation without PWRGD/PWRDN# or PWRGD/RESTART# Function

When PWRGD/PWRDN# or PWRGD/RESTART# is not used, the RC310xxA outputs are gated by the last VDD pin to become valid. See Table 17 for details.

Renesas recommends ramping the VDDA and VDDD power supply rails at the same time. They do not need to be the same voltage, although they may be. Both pins may also be tied to the same power supply rail if operating from the same voltage. Logic powered by the VDDA/VDDD pins controls the internal reset sequencer. After the VDDA/VDDD rails ramp, the VDDO rails need to ramp within t<sub>VDDODLY</sub> of the VDDA/VDDD rails. This means the VDDO rails may ramp at the same time as the VDDA/VDDD rails, or may be delayed as much as 4ms. The reference voltage for measuring the ramp is 1.62V regardless of the supply voltage. Figure 13 shows the power supply timing requirements without the PWRGD/PWRDN# or PWRGD/RESTART# function.




Figure 13. Power Supply Sequencing without PWRGD/PWRDN# or PWRGD/RESTART#

#### 4.7.1.2 Power-Up Using PWRGD/PWRDN# or PWRGD/RESTART#

Using PWRGD/PWRDN# or PWRGD/RESTART# relaxes power supply sequencing requirements. The VDDA and VDDD power rails must still ramp as indicated in Section 4.7.1.1, but using either function allows an indefinite delay of the VDDO power rails.

Using the PWRGD/PWRDN# or PWRGD/RESTART# GPIO configuration gives the user more control over power-up behavior. Holding the pin low, pauses the RC310xxA start-up sequence until the pin is asserted high. This pin should be held low from the very beginning of the power up sequence. The pin function is defined as follows:

- PWRGD means Power is Good (active high). Asserting PWRGD/PWRDN# or PWRGD/RESTART# high after all power rails are valid, tells the RC310xxA that power is good, power up completely and begin operation. The first high assertion of PWRGD/PWRDN# loads a new configuration into the device (selected by external pins if there are multiple configurations). Subsequent high assertions of PWRGD/PWRDN# return to the previously loaded configuration.
- PWRDN# means enter Power Down (active low). Asserting PWRGD/PWRDN# low puts (or keeps) the RC310xxA in a low power state, turning off as much internal logic as possible (including the APLL) to save the most power while keeping the power rails active. Returning from PWRDN# by asserting PWRGD/PWRDN# high resumes the previous operating state.
- RESTART# means Restart (active low). Asserting PWRGD/RESTART# low resets the RC310xxA and prepares
  it for a complete restart of entire power up sequence without having to remove the power supplies. Returning
  from RESTART# by asserting the PWRGD/RESTART# pin high loads a new configuration, which may or may
  not be different from the one used before RESTART# asserted low.

Figure 14 shows use of a PWRGD/PWRDN# or PWRGD/RESTART# input to hold the entire RC310xxA until all power supply rails reach 1.62V. The PWRGD\PWRDN# pin must be held low for at least t<sub>HOLD</sub>after the last VDDO pin reaches 1.62V. It may be held longer. Using PWRGD/PWRDN# or PWRGD/RESTART# is recommended for applications where the VDDO power rails cannot be valid with the MAX t<sub>VDDODLY</sub> requirement in Figure 13. These functions isolate the RC310xxA from changes to power supply sequencing that may be induced by other devices in the system. Using the PWRGD/PWRDN# or PWRGD/RESTART# GPIO function isolates the RC310xxA from changes to power supply sequencing that may be induced by changes to other devices in the system.

There two items to note. First, the VDDA and VDD rails should still be powered before, or at the same time and the VDDO rails. The MIN  $t_{VDDODLY}$  still applies. Use of PWRGD/PWRDN# or PWRGD/RESTART# allows delay of the power up sequence for any VDDO that cannot be valid within the MAX  $t_{VDDODLY}$  requirement of Figure 13.

A configuration can contain PWRGD/PWRDN# *or* PWRGD/RESTART#, not both. If the power down state is not used, PWRGD/RESTART# is the preferred configuration, since it allows more flexibility with GPI/GPIO assignment.




Figure 14. Power Supply Sequencing Recommendations - Power-Up Using PWRGD/PWRDN# or POR#

# 5. Thermal Information

# 5.1 VFQFPN ePad Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in Figure 15. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.




Figure 15. P.C. Assembly for Exposed Pad Thermal Release Path - Side View

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes." The number of vias (i.e., "heat pipes") are application specific and dependent on the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed.

Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33 mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Lead frame Base Package, Amkor Technology.

## 5.2 Thermal Characteristics

Table 45. Thermal Characteristics (48-pin with External Crystal) [1]

Symbol	Parameter	Value	Unit
$\theta_{JC}$	Theta J <sub>C</sub> . Junction to Device Case Thermal Coefficient <sup>[2]</sup>	20.1	
$\theta_{JB}$	Theta J <sub>B</sub> . Junction to Board Thermal Coefficient <sup>[2]</sup>	1.9	
	Junction to Ambient Air Thermal Coefficient (still air)	25.8	°C/W
۵	Junction to Ambient Air Thermal Coefficient 1 m/s air flow	21.5	- C/VV
$\theta_{JA}$	Junction to Ambient Air Thermal Coefficient 2 m/s air flow	18.8	
	Junction to Ambient Air Thermal Coefficient 3 m/s air flow	17.9	
-	Moisture Sensitivity Rating (Per J-STD-020)	3	N/A

<sup>1.</sup> JEDEC Standard PCB (101.6 x 114.5 x 1.6 mm) with two ground and two voltage planes.

<sup>2.</sup> Assumes ePad is connected to a ground plane using a grid of 25 thermal vias.

Table 46. Thermal Characteristics (40-pin with External Crystal) [1]

Symbol	Parameter	Value	Unit
$\theta_{JC}$	Theta J <sub>C</sub> . Junction to Device Case Thermal Coefficient <sup>[2]</sup>	35.7	
$\theta_{JB}$	Theta J <sub>B</sub> . Junction to Board Thermal Coefficient <sup>[2]</sup>	1.9	
	Junction to Ambient Air Thermal Coefficient (still air)	28.9	°C/W
Δ	Junction to Ambient Air Thermal Coefficient 1 m/s air flow	25.6	C/VV
$\theta_{JA}$	Junction to Ambient Air Thermal Coefficient 2 m/s air flow	23	
	Junction to Ambient Air Thermal Coefficient 3 m/s air flow	21.8	
-	Moisture Sensitivity Rating (Per J-STD-020)	3	N/A

<sup>1.</sup> JEDEC Standard PCB (101.6 x 114.5 x 1.6 mm) with two ground and two voltage planes.

Table 47. Thermal Characteristics (48-pin with Internal Crystal) [1]

Symbol	Parameter	Value	Unit
$\theta_{JC}$	Theta J <sub>C</sub> . Junction to Device Case Thermal Coefficient <sup>[2]</sup>	24.5	
$\theta_{JB}$	Theta J <sub>B</sub> . Junction to Board Thermal Coefficient <sup>[2]</sup>	15	
	Junction to Ambient Air Thermal Coefficient (still air)	37.3	°C/W
Δ	Junction to Ambient Air Thermal Coefficient 1 m/s air flow	35	C/VV
$\theta_{JA}$	Junction to Ambient Air Thermal Coefficient 2 m/s air flow	33	
	Junction to Ambient Air Thermal Coefficient 3 m/s air flow	32	
-	Moisture Sensitivity Rating (Per J-STD-020)	3	N/A

<sup>1.</sup> JEDEC Standard PCB (101.6 x 114.5 x 1.6 mm) with two ground and two voltage planes.

Table 48. Thermal Characteristics (40-pin with Internal Crystal) [1]

Symbol	Parameter	Value	Unit
θ <sub>JC</sub>	Theta J <sub>C</sub> . Junction to Device Case Thermal Coefficient <sup>[2]</sup>	35	
$\theta_{JB}$	Theta J <sub>B</sub> . Junction to Board Thermal Coefficient <sup>[2]</sup>	52.4	
	Junction to Ambient Air Thermal Coefficient (still air)	70.7	°C/W
0	Junction to Ambient Air Thermal Coefficient 1 m/s air flow	65.9	C/VV
$\theta_{JA}$	Junction to Ambient Air Thermal Coefficient 2 m/s air flow	62.5	
	Junction to Ambient Air Thermal Coefficient 3 m/s air flow	61	
-	Moisture Sensitivity Rating (Per J-STD-020)	3	N/A

<sup>1.</sup> JEDEC Standard PCB (101.6 x 114.5 x 1.6 mm) with two ground and two voltage planes.

<sup>2.</sup> Assumes ePad is connected to a ground plane using a grid of 16 thermal vias.

<sup>2.</sup> Assumes ePad is connected to a ground plane using a grid of 25 thermal vias.

<sup>2.</sup> Assumes ePad is connected to a ground plane using a grid of 16 thermal vias.

Table 49. Thermal Characteristics (32-pin with Internal Crystal) [1]

Symbol	Parameter	Value	Unit
$\theta_{JC}$	Theta J <sub>C</sub> . Junction to Device Case Thermal Coefficient <sup>[2]</sup>	61.2	
$\theta_{JB}$	Theta J <sub>B</sub> . Junction to Board Thermal Coefficient <sup>[2]</sup>	7.4	
	Junction to Ambient Air Thermal Coefficient (still air)	40.3	°C/W
0	Junction to Ambient Air Thermal Coefficient 1 m/s air flow	37.4	C/VV
$\theta_{JA}$	Junction to Ambient Air Thermal Coefficient 2 m/s air flow	34.8	
	Junction to Ambient Air Thermal Coefficient 3 m/s air flow	33	
-	Moisture Sensitivity Rating (Per J-STD-020)	3	N/A

<sup>1.</sup> JEDEC Standard PCB (101.6 x 114.5 x 1.6 mm) with two ground and two voltage planes.

<sup>2.</sup> Assumes ePad is connected to a ground plane using a grid of 4 thermal vias.

# 6. Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

# 7. Marking Diagrams [1]

RC31008 AdddGND #YYWW\$

LOT

RC31008Addd

Lines 1 and 2: part number.

• "ddd" indicates preprogrammed device custom configuration dash code.

- Line 3:
  - "#" indicates the stepping number.
  - "YYWW" indicates the last two digits of the year and work week the part was assembled.
  - "\$" indicates the mark code.

RC31008 AQddGL2 #YWW\*\*\$

LOT

RC31008AQdd

• Lines 1 and 2: part number.

• "dd" indicates preprogrammed device custom configuration dash code.

- Line 3:
  - "#" indicates the stepping number.
  - "YWW" indicates the last digit of the year and work week the part was assembled.
  - "\*\*" indicates the lot sequence.
  - · "\$" indicates the mark code.

RC31012A dddGNA #YYWW\$

LOT

RC31012Addd

Lines 1 and 2: part number.

• "ddd" indicates preprogrammed device custom configuration dash code.

- Line 3:
  - "#" indicates the stepping number.
  - "YYWW" indicates the last two digits of the year and work week the part was assembled.
  - "\$" indicates the mark code.

<sup>1.</sup> The use of "000" / "001" or "00" / "01" for "ddd" and "dd" in the marking diagrams denotes unprogrammed parts.




Figure 16. Pin 1 Orientation in Tape and Reel Packaging

#### **Ordering Information** 8.

Part Number <sup>[1]</sup>	Description	Carrier Type	Pkg. Description	Temp. Range
RC31008A000GND#BB0	8-output un-programmed part with external crystal. I2C address is 0x09.	Tray	5 × 5 × 0.9 mm, 40-VFQFPN	-40° to +85°C
RC31008A000GND#KB0		Tape and Reel, Pin 1 Orientation: EIA-481-D		
RC31008A001GND#BB0	8-output un-programmed part with external crystal for use with external I2C EEPROM. I2C address is 0x09 after I2C EEPROM is loaded.	Tray		
RC31008A001GND#KB0		Tape and Reel, Pin 1 Orientation: EIA-481-D		
RC31008AdddGND#BB0 [2]	- 8-output pre-programmed part with external crystal.	Tray		
RC31008AdddGND#KB0 [2]		Tape and Reel, Pin 1 Orientation: EIA-481-D		
RC31008AQ00GL2#BD0	8-output un-programmed part with internal crystal. I2C address is 0x09.	Tray	5 × 5 × 1.7 mm, 40-LGA	-40° to +85°C
RC31008AQ00GL2#KD0		Tape and Reel, Pin 1 Orientation: EIA-481-D		
RC31008AQ01GL2#BD0	8-output un-programmed part with internal crystal for use with external I2C EEPROM. I2C address is 0x09 after I2C EEPROM is loaded.	Tray		
RC31008AQ01GL2#KD0		Tape and Reel, Pin 1 Orientation: EIA-481-D		
RC31008AQddGL2#BD0 [2]	- 8-output pre-programmed part with internal crystal	Tray		
RC31008AQddGL2#KD0 [2]		Tape and Reel, Pin 1 Orientation: EIA-481-D		

Part Number [1]	Description	Carrier Type	Pkg. Description	Temp. Range
RC31012A000GNA#BB0	12-output un-programmed part with external crystal. I2C address is 0x09.	Tray	6 × 6 × 0.9 mm, 48-VFQFPN	-40° to +85°C
RC31012A000GNA#KB0		Tape and Reel, Pin 1 Orientation: EIA-481-D		
RC31012AdddGNA#BB0 [2]	- 12-output pre-programmed part with external crystal	Tray		
RC31012AdddGNA#KB0 [2]		Tape and Reel, Pin 1 Orientation: EIA-481-D		

<sup>1.</sup> The "00", "000", "01" and "001" dash codes support any mix of 1.8V and 3.3V power supplies. For configurations that require 2.5V power supplies, please contact Renesas.

# 9. Revision History


Revision	Date	Description		
1.09	Oct 27, 2023	Updated the down-spread maximum value in Table 32		
1.08	Aug 16, 2023	Updated Power Sequencing Considerations		
1.07	May 31, 2023	Changed t <sub>HOLD</sub> to 200uS from 200mS in Figure 14.		
1.06	May 26, 2023	Updated RC31008AQdd marking diagram and notes inMarking Diagrams.		
1.05	May 8, 2023	Updated the device block diagram in Figure 2		
1.04	Nov 23, 2022	<ul> <li>Added LVCMOS AC/DC characteristics tables (see Table 22 to Table 24).</li> <li>Completed an extensive update to Power Considerations, specifically power sequencing considerations</li> <li>Clarified Overdriving the XTAL Interface</li> </ul>		
1.03	Oct 7, 2022	<ul> <li>Changed the minimum value for t<sub>PU</sub> in Table 6</li> <li>Revised the condition for t<sub>HS</sub> in Table 13</li> <li>Updated Power Sequencing Considerations</li> <li>Updated the Marking Diagrams and Ordering Information, added 01 and 001 dash codes to indicate configurations that load from external I<sup>2</sup>C EEPROMs. Also updated the table footnotes accordingly.</li> <li>Removed references to RC31005A pending final qualification. For the latest documentation on this device, please contact Renesas.</li> <li>Completed other minor changes</li> </ul>		
1.02	Sep 6, 2022	Completed minor updates to various Electrical Characteristics values		
1.01	Aug 9, 2022	<ul> <li>Corrected a typo in Pin Assignments – RCxx012A</li> <li>Completed minor updates to various values in Electrical Characteristics</li> <li>Completed other minor changes</li> </ul>		
1.00	Jul 25, 2022	Initial release.		

<sup>2.</sup> Replace "ddd" or "dd" with the pre-programmed configuration code provided by Renesas in response to a custom configuration request.





Package Code:NDG40P3 40-VFQFPN 5.0 x 5.0 x 0.9 mm Body, 0.4 mm Pitch PSC-4292-03, Revision: 02, Date Created: Aug 30, 2022








Package Code: LTG40D1 40-LGA 5.0 x 5.0 x 1.70 mm Body, 0.40 mm Pitch PSC-4864-01, Revision: 03, Date Created: May 26, 2023

3.03 ±0.10 5.00 ±0.10 (0.10) -1.17 Pin 1 ID 39 31 30 🖂 0.69 → 3.03 ±0.10 5.00 ±0.10 1.17 21 10 0.30 -0.40 TOP VIEW **BOTTOM VIEW** Soldermask Package Edge 1.70 ±0.10 С Soldermask Opening Seating Plane **Exposed Metal** SIDE VIEW Detail A 5.10 0.69 NOTES: 3.03 JEDEC compatible. 0.40 1.17 All dimensions are in mm and angles are in degrees. Use ±0.05 mm for the non-toleranced dimensions. Numbers in ( ) are for references only. 0.20 Package 0.45 Outline 3.03 RECOMMENDED LAND PATTERN (PCB Top View, NSMD Design)





Package Code: NDG48P4 48-VFQFPN 6.0 x 6.0 x 0.9 mm Body, 0.4 mm Pitch PSC-4212-05, Revision: 01, Date Created: Oct 18, 2022



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

## **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/