RC32614A

Ultra-Low Phase Noise System Synchronizer

The RC32614A is an ultra-low phase noise (UPN) system synchronizer. The device can be synchronized using the Precision Time Protocol (PTP), Synchronous Ethernet (SyncE), GNSS or other reference sources. The RC32614 outputs ultra-low phase noise clocks that can directly time SerDes up to 112Gbps.

The RC32614 supports ITU-T G.8273.2 T-BC and T-TSC Class C and Class D time accuracy with tight control over clock skew and accurate phase measurement capabilities.

Optional PTP Clock Manager (PCM4L) software is available under license from Renesas for use with the RC32614A. The PCM4L software, with the RC32614, meet ITU-T synchronization requirements in applications with full timing support (FTS), partial timing support (PTS) and assisted partial timing support (APTS).

Features

- UPN channel
  - Generates clocks with 88fs RMS of jitter
  - Generates 156.25MHz, with other frequencies available
  - Four differential HCSL outputs
- Six DPLL/DCO channels
  - Compliant with ITU-T G.8262.1 and G.8262
  - Configurable as digital phase lock loop, digitally controlled oscillator or synthesizer
  - Generate any frequency from 0.5Hz to 1GHz
  - Per channel frequency resolution of 1.11×10^{-16}
  - Channel-to-channel phase skew control with resolution of 1ps
  - Ten differential / twenty LVCMOS outputs
- Time to digital converters measure phase between external clocks with precision of 1ps
- 10 × 10 mm (with 0.8mm ball pitch) 144-CABGA package

Applications

- Reference clock for 112Gbps SerDes for 100Gbps to 800Gbps transceivers
- Wireless infrastructure for 5G network equipment
- Open-RAN distribution units (O-DU)
- Core and access IP switches/routers
- Telecom Boundary Clocks (T-BC) and Telecom Time Slave Clocks (T-TSC) according to ITU-T G.8273.2 and G.8273.4
- Telecom profiles per ITU-T G.8275.1, G.8275.2, or G.8265.1



Figure 1. Block Diagram[1]

1. This device is covered by one or more of the following patents: US 9,369,270, US 10,355,699, US 10,075,284, US 9,628,255, and US 9,479,182.

Contents

1. Description

The RC32614A is an ultra-low phase noise (UPN) system synchronizer for packet-based and physical layer-based equipment synchronization. RC32614 is a member of the ClockMatrix (8A34xxxx) family. The highly integrated device provides tools to manage timing references, clock sources and timing paths for IEEE 1588 and Synchronous Ethernet (SyncE) based synchronization. The PLL channels can act independently as frequency synthesizers, jitter attenuators, digitally controlled oscillators (DCO), or digital phase lock loops (DPLL). The UPN Channel includes a wideband, analog PLL (APLL) that locks to one of the DPLL/DCO channels and reduces the already low jitter to levels below 100fs RMS that can directly time SerDes up to 112Gbps for 100Gbps to 800Gbps transceivers. The UPN Channel supports four HCSL outputs.

The RC32614A supports six independent timing paths that can each be configured as a DPLL or as a DCO. Input-to-input, input-to-output, and output-to-output phase skew can all be precisely managed to meet the needs of time error sensitive applications such as synchronizing IEEE 1588 time stamp units (TSU).

The internal System APLL must be supplied with a low phase noise reference clock with frequency between 25MHz and 54MHz. The output of the System APLL is used for clock synthesis by all the fractional output dividers (FODs) in the device. The System APLL reference can come from an external crystal oscillator connected to the OSCI pin or from an internal oscillator that uses a crystal connected between the OSCI and OSCO pins.

The System DPLL generates an internal system clock that is used by the reference monitors and other digital circuitry in the device. If the reference provided to the System APLL meets the stability and accuracy requirements of the intended application, then the System DPLL can free-run and a System DPLL reference is not required. Alternatively, the System DPLL can lock to an external reference that meets the stability and accuracy requirements of the intended application. The System DPLL can accept a reference via the reference selection mux.

The frequency accuracy/stability of the internal system clock determines the frequency accuracy/stability of the DPLLs in Free-run mode and in Holdover mode, and it affects the wander generation of the DPLLs in Locked and DCO modes. When provided with a suitably stable and accurate system clock, the DPLLs meet the frequency accuracy, pull-in, hold-in, pull-out, noise generation, noise tolerance, transient response, and holdover performance requirements of ITU-T G.8262.1 for enhanced synchronous Ethernet Equipment Clock (eEEC); and ITU-T G.8262 for synchronous Ethernet Equipment Clock (EEC) option 1 and option 2.

The RC32614A accepts up to four differential reference inputs or up to 8 single-ended reference inputs; additionally three GPIOs can be configured to accept single-ended reference inputs. The reference inputs can operate at common GNSS, Ethernet, SONET/SDH, PDH frequencies, and any frequency from 0.5Hz to 1GHz (250MHz in single-ended mode). The references are continually monitored for loss of signal and for frequency offset per user programmed thresholds. All references are available to all DPLLs. The active reference for each DPLL is determined by forced selection or by automatic selection based on user programmed priorities, locking allowances, reference monitors, revertive and non-revertive settings, and LOS inputs.

The RC32614A can accept a clock reference and an associated frame pulse or sync signal as a pair. DPLLs can lock to the clock reference and align the sync and clock outputs with the paired sync/frame input. The device allows any of the reference inputs to be configured as sync inputs that can be associated with any of the other reference inputs. The input sync signals can have a frequency of 1PPS (Pulse per Second), PPeS (pulse per even second), 5PPS, 10PPS, 50Hz, 100Hz, 1kHz, 2kHz, 4kHz, and 8kHz. This feature enables any DPLL to phase align its frame sync and clock outputs with a sync input without the need to use a low bandwidth setting to lock directly to the sync input.

The DPLLs support four primary operating modes: Free-run, Locked, Holdover and DCO. In Free-run mode the DPLLs synthesize clocks based on the system clock alone. In Locked mode the DPLLs filter reference clock jitter with the selected bandwidth. Additionally, in Locked mode, the long-term output frequency accuracy is the same as the long-term frequency accuracy of the selected input reference. In Holdover mode, the DPLL uses frequency data acquired while in Locked mode to generate accurate frequencies when input references are not available. In DCO mode, the DPLL control loop is opened and the DCO can be controlled by a PTP clock recovery servo running on an external processor to synthesize PTP clocks.

Any DPLL/DCO (except the System DPLL) can be configured as a Satellite Channel associated with a source DPLL or DCO to increase the number of independently programmable FODs and output stages available to the source channel.

The DPLLs can be configured with a range of selectable filtering bandwidths. Bandwidths lower than 20mHz can be used to lock the DPLL directly to a 1PPS reference. Bandwidths in the range of 0.05Hz to 0.1Hz can be used for G.8273.2. Bandwidths in the range of 0.1Hz to 10Hz can be used for G.8262/G.813, Telcordia GR-253-CORE S3, or SMC applications. Bandwidths in the range of 1Hz to 3Hz can be used for G.8262.1 applications. Bandwidths above 10Hz can be used in jitter attenuation and rate conversion applications.

In telecom boundary clock (T-BC) and telecom time slave clock (T-TSC) applications per ITU-T G.8273.2, two DPLLs can be used: one DPLL is configured as a DCO to synthesize PTP clocks, and the other DPLL is configured as an EEC/SEC to generate physical layer clocks. The Combo Bus provides physical layer frequency support from the EEC/SEC to the PTP clock.

For applications using partial timing support (PTS) or assisted partial timing support (APTS) per ITU-T G.8273.4, one DPLL/DCO can be configured as a DCO to synthesize packet-based clocks and another can be configured as a DPLL to lock to GNSS. The RC32614 supports dynamic switching between PTP and GNSS based synchronization.

In synchronous equipment timing source (SETS) applications per ITU-T G.8264, any of the DPLLs can be configured as an EEC/SEC to output clocks for the T0 reference point or can be used to output clocks for the T4 reference point.

The RC32614A DPLL/DCO channels generate up to 10 differential output clocks at any frequency from 0.5Hz to 1GHz. The differential outputs support LVPECL, LVDS, HCSL, and CML. The DPLL/DCO outputs generate up to 20 single-ended clocks with frequencies from 0.5Hz to 250MHz. LVCMOS output supports 3.3V, 2.5V, 1.8V, 1.5V, or 1.2V. Each output stage can be independently configured.

Clocks generated by the RC32614A FODs have jitter below 150fs RMS (10kHz to 20MHz) and can directly time SerDes up to 56Gbps.

The UPN APLL receives its timing reference from one of the DPLL/DCO channels via a selection mux an integer output divider (IOD). The UPN APLL has a wide bandwidth that does not interfere with the synchronization functions of the DPLL/DCOs.

All control and status registers are accessed through the 1MHz I^2C slave microprocessor interface. For configuring the DPLLs, the I^2C master interface can automatically load a configuration from an external EEPROM after reset. The RC32614A also has an internal customer definable OTP memory with up to 16 different configurations.

2. Overview of the ClockMatrix Family

The ClockMatrix family of devices have multiple channels that can operate independently from each other, or in combination with each other (combo mode). All devices share a common channel architecture (see Figure 2) with different functional blocks within the channel being available for use in different members of the family. In addition, there are other peripheral blocks that may only be available in specific family members. The number of channels and of certain peripheral blocks (such as extra serial ports) will also vary from one device in the family to another. Across all members of the family, numbering of the functional and peripheral blocks and their associated register locations are kept consistent to enhance software compatibility and portability between members of the family.

The remaining sub-sections of this Functional Description section will describe only functions that are available in the RC32614A.



Figure 2. Single PLL Channel

3. Pin Information

3.1 Pin Descriptions

Table 1. Pin Descriptions[1][2]

Number	Name	Type		Description
A1	V_{SS}	Power		Ground reference rail.
A2	nQ8	O		Q8 clock negative output. For more information, see FOD Multiplexing and Output Stages.
A3	V_{DDO_Q0}	Power		Power supply for Q0/nQ0 output buffers. For voltages supported, see FOD Multiplexing and Output Stages.
A4	nQ0	O		Q0 clock negative output. For more information, see FOD Multiplexing and Output Stages.
A5	nQ1	O		Q1 clock negative output. For more information, see FOD Multiplexing and Output Stages.
A6	GPIO[4]	I/O	Pull-up[3]	General Purpose Input / Output 4. For more information, see General Purpose Input/Outputs (GPIOs).
A7	Q2	O		Q2 clock positive output. For more information, see FOD Multiplexing and Output Stages.
A8	V_{DDO_Q3}	Power		Power supply for Q3/nQ3 output buffers. For voltages supported, see FOD Multiplexing and Output Stages.

Table 1. Pin Descriptions[1][2] (Cont.)

Number	Name	Type		Description
A9	Q3	O		Q3 clock positive output. For more information, see FOD Multiplexing and Output Stages.
A10	nQ9	O		Q9 clock negative output. For more information, see FOD Multiplexing and Output Stages.
A11	UPN_LOCK	I/O	Pull-down	Lock status for the UPN APLL. This is an input. A high on this pin indicates the UPN APLL is locked to IOD_10; a low on this pin indicates the UPN APLL is not locked to IOD_10.
A12	V_{SS}	Power		Ground reference rail.
B1	GPIO[0]	I/O	Pull-up[3]	General Purpose Input / Output 0. For more information, see General Purpose Input/Outputs (GPIOs).
B2	Q8	O		Q8 clock positive output. For more information, see FOD Multiplexing and Output Stages.
B3	V_{DDO_Q8}	Power		Power supply for Q8/nQ8 output buffers. For voltages supported, see FOD Multiplexing and Output Stages.
B4	Q0	O		Q0 clock positive output. For more information, see FOD Multiplexing and Output Stages.
B5	Q1	O		Q1 clock positive output. For more information, see FOD Multiplexing and Output Stages.
B6	V_{DDO_Q1}	Power		Power supply for Q1/nQ1 output buffers. For voltages supported, see FOD Multiplexing and Output Stages.
B7	nQ2	O		Q2 clock negative output. For more information, see FOD Multiplexing and Output Stages.
B8	V_{DDO_Q9}	Power		Power supply for Q9/nQ9 output buffers. For voltages supported, see FOD Multiplexing and Output Stages.
B9	nQ3	O		Q3 clock negative output. For more information, see FOD Multiplexing and Output Stages.
B10	Q9	O		Q9 clock positive output. For more information, see FOD Multiplexing and Output Stages.
B11	IC			Internal connection. Leave this pin to float.
B12	nQ10A	O		Q10A clock negative output for the UPN APLL. This is an HCSL output. For more information, see FOD Multiplexing and Output Stages.
C1	C_{REG_XTAL}	Analog		Filter capacitor for voltage regulator for oscillator circuit associated with OSCI / OSCO pins. Requires a 10µF filter capacitor to ground.
C2	$V_{DD\_DIA\_B}$	Power		Power supply for FOD control logic for FOD_0, FOD_1 and FOD_5. Also power supply for FOD_0 and FOD_1. 1.8V supply required.
C3	V_{SS}	Power		Ground reference rail.
C4	V_{SS}	Power		Ground reference rail.
C5	V_{SS}	Power		Ground reference rail.
C6	V_{SS}	Power		Ground reference rail.
C7	V_{SS}	Power		Ground reference rail.
C8	V_{DDO_Q2}	Power		Power supply for Q2/nQ2 output buffers. For voltages supported, see FOD Multiplexing and Output Stages.
C9	V_{SS}	Power		Ground reference rail.
C10	V_{SS}	Power		Ground reference rail.

Table 1. Pin Descriptions[1][2] (Cont.)

Number	Name	Type		Description
C11	V_{DDO_Q10A}	Power		Power supply for Q10A/nQ10A. Only 1.8V is supported.
C12	Q10A	O		Q10A clock positive output for the UPN APLL. This is an HCSL output. For more information, see FOD Multiplexing and Output Stages.
D1	OSCI	I		Crystal Input. Accepts a reference from a clock oscillator or a fundamental mode parallel-resonant crystal. For information, see Table 21 and Table 22.
D2	$V_{DDA\_PDCP\_XTAL}$	Power		Analog power supply voltage for System Analog PLL's phase detector and charge pump. 2.5V or 3.3V operation supported.[4]
D3	V_{SS}	Power		Ground reference rail.
D4	V_{SS}	Power		Ground reference rail.
D5	V_{SS}	Power		Ground reference rail.
D6	V_{SS}	Power		Ground reference rail.
D7	V_{SS}	Power		Ground reference rail.
D8	V_{SS}	Power		Ground reference rail.
D9	V_{SS}	Power		Ground reference rail.
D10	V_{SS}	Power		Ground reference rail.
D11	V_{DDA}	Power		Analog supply for the UPN APLL. Only 1.8V is supported. The UPN_LOCK pin is referenced to this voltage.
D12	Q10B	O		Q10B clock positive output for the UPN APLL. This is an HCSL output. For more information, see FOD Multiplexing and Output Stages.
E1	OSCO	O		Crystal Output. This pin should be connected to a crystal. If an oscillator is connected to the OSCI pin, this pin should be left unconnected.
E2	V_{DDA_FB}	Power		Analog power supply voltage for System Analog PLL's feedback divider, 1.8V required.
E3	V_{SS}	Power		Ground reference rail.
E4	V_{SS}	Power		Ground reference rail.
E5	V_{SS}	Power		Ground reference rail.
E6	V_{SS}	Power		Ground reference rail.
E7	V_{SS}	Power		Ground reference rail.
E8	V_{SS}	Power		Ground reference rail.
E9	V_{SS}	Power		Ground reference rail.
E10	V_{SS}	Power		Ground reference rail.
E11	V_{DDO_Q10B}	Power		Power supply for Q10B/nQ10B. Only 1.8V is supported.
E12	nQ10B	O		Q10B clock negative output for the UPN APLL. This is an HCSL output. For more information, see FOD Multiplexing and Output Stages.
F1	GPIO[9]	I/O	Pull-up[3]	General Purpose Input / Output 9. For more information, see General Purpose Input/Outputs (GPIOs).
F2	V_{DD_CLK}	Power		Power supply for input clock buffers and dividers for CLK0/nCLK0, CLK1/nCLK1, CLK2/nCLK2, CLK3/nCLK3. Supports 1.8V, 2.5V or 3.3V as appropriate for the input clock swing. For more information, see Input Stage.

Table 1. Pin Descriptions[1][2] (Cont.)

Number	Name	Type		Description
F3	SCLK	I/O	Pull-up	I²C port clock input. May also be used when device boots as I²C Clock Output for I²C Master Operation (see I²C Master). External pull-up recommended.
F4	V_{SS}	Power		Ground reference rail.
F5	V_{SS}	Power		Ground reference rail.
F6	V_{SS}	Power		Ground reference rail.
F7	V_{SS}	Power		Ground reference rail.
F8	V_{SS}	Power		Ground reference rail.
F9	V_{SS}	Power		Ground reference rail.
F10	V_{SS}	Power		Ground reference rail.
F11	V_{DDREF_INT}	Power		Power supply for the reference input to the Ultra-low Noise APLL. Only 1.8V is supported.
F12	V_{DDO_Q10C}	Power		Power supply for Q10C/nQ10C. Only 1.8V is supported.
G1	CLK0	I	Pull-down	Positive input for differential input Clock 0 or single-ended input for Clock 0. For more information, see Input Stage.
G2	nCLK0	I	Pull-up	Negative input for differential input Clock 0 or single-ended input for Clock 8. For more information, see Input Stage.
G3	V_{DDD_1}	Power		Power Supply for digital logic. 1.2V and 1.8V are supported.
G4	V_{SS}	Power		Ground reference rail.
G5	V_{SS}	Power		Ground reference rail.
G6	V_{SS}	Power		Ground reference rail.
G7	V_{SS}	Power		Ground reference rail.
G8	V_{SS}	Power		Ground reference rail.
G9	V_{SS}	Power		Ground reference rail.
G10	V_{SS}	Power		Ground reference rail.
G11	GPIO[1]	I/O	Pull-up[3]	General Purpose Input / Output 1. For more information, see General Purpose Input/Outputs (GPIOs).
G12	Q10C	O		Q10C clock positive output for the UPN APLL. This is an HCSL output. For more information, see FOD Multiplexing and Output Stages.
H1	CLK1	I	Pull-down	Positive input for differential input Clock 1 or single-ended input for Clock 1. For more information, see Input Stage.
H2	nCLK1	I	Pull-up	Negative input for differential input Clock 1 or single-ended input for Clock 9. For more information, see Input Stage.
H3	SDA	I/O	Pull-up	I²C serial port bi-directional data pin. May also be used when device boots as I²C Bi-directional Data for I²C Master Operation (see I²C Master). External pull-up recommended.
H4	V_{SS}	Power		Ground reference rail.
H5	V_{SS}	Power		Ground reference rail.
H6	V_{SS}	Power		Ground reference rail.
H7	V_{SS}	Power		Ground reference rail.
H8	V_{SS}	Power		Ground reference rail.

Table 1. Pin Descriptions[1][2] (Cont.)

Number	Name	Type		Description
H9	V_{SS}	Power		Ground reference rail.
H10	V_{SS}	Power		Ground reference rail.
H11	UPN_OE	I/O	Pull-up	Output Enable signal for all UPN APLL clock outputs. This is an input. A high on this pin will enable the UPN APLL clock outputs; a low on this pin will disable the UPN APLL clock outputs.
H12	nQ10C	O		Q10C clock negative output for the UPN APLL. This is an HCSL output. For more information, see FOD Multiplexing and Output Stages.
J1	CLK2	I	Pull-down	Positive input for differential input Clock 2 or single-ended input for Clock 2. For more information, see Input Stage.
J2	nCLK2	I	Pull-up	Negative input for differential input Clock 2 or single-ended input for Clock 10. For more information, see Input Stage.
J3	V_{SS}	Power		Ground reference rail.
J4	V_{SS}	Power		Ground reference rail.
J5	V_{SS}	Power		Ground reference rail.
J6	V_{SS}	Power		Ground reference rail.
J7	V_{SS}	Power		Ground reference rail.
J8	V_{SS}	Power		Ground reference rail.
J9	V_{SS}	Power		Ground reference rail.
J10	V_{DDO_INT}	Power		Power supply for IOD_10 that provides the reference input to the UPN APLL. Only 1.8V is supported.
J11	$V_{DD\_DIA\_C}$	Power		Power supply for FOD_5. 1.8V supply required.
J12	V_{DDO_Q10D}	Power		Power supply for Q10D/nQ10D. Only 1.8V is supported.
K1	CLK3	I	Pull-down	Positive input for differential input Clock 3 or single-ended input for Clock 3. For more information, see Input Stage.
K2	nCLK3	I	Pull-up	Negative input for differential input Clock 3 or single-ended input for Clock 11. For more information, see Input Stage.
K3	V_{SS}	Power		Ground reference rail.
K4	V_{SS}	Power		Ground reference rail.
K5	V_{SS}	Power		Ground reference rail.
K6	V_{SS}	Power		Ground reference rail.
K7	V_{SS}	Power		Ground reference rail.
K8	V_{SS}	Power		Ground reference rail.
K9	V_{SS}	Power		Ground reference rail.
K10	V_{SS}	Power		Ground reference rail.
K11	V_{DDD_2}	Power		Power supply for SCLK, SDA and GPIO. 1.8, 2.5V and 3.3V supported.
K12	Q10D	O		Q10D clock positive output for the UPN APLL. This is an HCSL output. For more information, see FOD Multiplexing and Output Stages.
L1	GPIO[3]	I/O	Pull-up[3]	General Purpose Input / Output 3. For more information, see General Purpose Input/Outputs (GPIOs).
L2	nTEST	I	Pull-up	Test Mode enable pin. Must be high for normal operation.
L3	SA1	I	Pull-up	I^2C port input. Used optionally as an Address Bit 1 select input.

Table 1. Pin Descriptions[1][2] (Cont.)

Number	Name	Type		Description
L4	SA0	I	Pull-up	I^2C port input. Used optionally as an Address Bit 0 select input.
L5	Q7	O		Q7 clock positive output. For more information, see FOD Multiplexing and Output Stages.
L6	$V_{DD\_DIA\_A}$	Power		Power Supply for FOD control logic for FOD_2, FOD_3, and FOD_7. Also power supply for FOD_2, FOD_3, and FOD_7. 1.8V supply required.
L7	nQ6	O		Q6 clock negative output. For more information, see FOD Multiplexing and Output Stages.
L8	V_{DDO_Q6}	Power		Power supply for Q6/nQ6 output buffers. For voltages supported, see FOD Multiplexing and Output Stages.
L9	Q5	O		Q5 clock positive output. For more information, see FOD Multiplexing and Output Stages.
L10	nQ4	O		Q4 clock negative output. For more information, see FOD Multiplexing and Output Stages.
L11	V_{DDO_Q4}	Power		Power supply for Q4/nQ4 output buffers. For voltages supported, see FOD Multiplexing and Output Stages.
L12	nQ10D	O		Q10D clock negative output for the UPN APLL. This is an HCSL output. For more information, see FOD Multiplexing and Output Stages.
M1	V_{SS}	Power		Ground reference rail.
M2	V_{DDA_LC}	Power		Analog power supply voltage for System Analog PLL's LC Resonator, 3.3V or 2.5V supported.[4]
M3	FILTER	Analog		Positive terminal of reference capacitor for System Analog PLL Loop Filter.
M4	nMR	I	Pull-up	Master Reset input. This pin does not reset the UPN APLL. For more information, see Device Initial Configuration.
M5	nQ7	O		Q7 clock negative output. For more information, see FOD Multiplexing and Output Stages.
M6	V_{DDO_Q7}	Power		Power supply for Q7/nQ7 output buffers. For voltages supported, see FOD Multiplexing and Output Stages.
M7	Q6	O		Q6 clock positive output. For more information, see FOD Multiplexing and Output Stages.
M8	V_{DDO_Q5}	Power		Power supply for Q5/nQ5 output buffers. For voltages supported, see FOD Multiplexing and Output Stages
M9	nQ5	O		Q5 clock negative output. For more information, see FOD Multiplexing and Output Stages.
M10	Q4	O		Q4 clock positive output. For more information, see FOD Multiplexing and Output Stages.
M11	GPIO[2]	I/O	Pull-up[3]	General Purpose Input / Output 2. For more information, see General Purpose Input/Outputs (GPIOs).
M12	V_{SS}	Power		Ground reference rail.

1. Pull-up and Pull-down refer to internal input resistors. For values, see Table 2.
2. Row "I" is deliberately not used in the naming to avoid confusion with a lowercase "l" or number "1".
3. GPIO pins can be configured via EEPROM and/or OTP with a pull-up or pull-down. Pull-up is the default configuration.
4. $V_{DDA\_PDCP\_XTAL}$ and V_{DDA_LC} can be driven with either 2.5V or 3.3V, however both must use the same voltage level. Register programming is required to configure the device for either 2.5V or 3.3V operation. For more information, see Related Documentation.

Table 2. Pin Characteristics[1]

Symbol	Parameter		Test Condition	Minimum	Typical	Maximum	Unit
C_{IN}	Input Capacitance	OSCI, OSCO			9		pF
		All Other pins			2		
R_{PULLUP}	Input Pull-up Resistor	nCLK[3:0]		37	39	40	kΩ
		SCLK, SDA, nMR		50	52	53	
		SA0, SA1,GPIO[n]		71	74	78	
		nTEST		67	70	74	
		UPN_OE		53	57	60	
	Output Pull-up Resistor	UPN_LOCK		50	54	58	kΩ
$R_{PULLDOWN}$	Input Pull-down Resistors	CLK[3:0]		49	51	53	kΩ
		UPN_LOCK		51	53	56	
		UPN_OE		53	56	60	
C_{PD}	Power Dissipation Capacitance (per output or output pair)	LVCMOS Output Qx	V_{DDO_Qx} = 3.465V V_{DDO_Qx} = 2.625V V_{DDO_Qx} = 1.89V V_{DDO_Qx} = 1.575V V_{DDO_Qx} = 1.26V		9		pF
		Differential Output Qx	V_{DDO_Qx} = 3.465V		1		
			V_{DDO_Qx} = 2.625V		4		
			V_{DDO_Qx} = 1.89V		5		
R_{OUT}	Output Impedance[2]	GPIO[n]	V_{DDD_2} = 3.465V V_{DDD_2} = 2.625V V_{DDD_2} =1.89V		30		Ω
		SDA, SCLK	V_{DDD_2} = 3.465V	48	49	51	
		UPN_LOCK	V_{DDD_1} = 1.89V		46		

1. Qx denotes: Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8, or Q9.
2. Output impedance values for the Qx / nQx outputs are provided in Table 20.

4. Specifications

Table 3. Signal Name Abbreviations

Abbreviation	Signals Referenced by this Abbreviation
Input CLK	CLK[3:0], nCLK[3:0]
Output Qx	Q[9:0], nQ[9:0]
Output Qy	Q[10A:10D], nQ[10A:10D]
Status Outputs	GPIO[9,4:0], SDIO, UPN_LOCK
GPIO	GPIO[9,4:0]
$V_{DD\_DIA\_x}$	$V_{DD\_DIA\_A}$, $V_{DD\_DIA\_B}$, $V_{DD\_DIA\_C}$
V_{DDO_Qx}	V_{DDO_Q0}, V_{DDO_Q1}, V_{DDO_Q2}, V_{DDO_Q3}, V_{DDO_Q4}, V_{DDO_Q5}, V_{DDO_Q6}, V_{DDO_Q7}, V_{DDO_Q8}, V_{DDO_Q9}
V_{DDO_Qy}	V_{DDO_Q10A}, V_{DDO_Q10B}, V_{DDO_Q10C}, V_{DDO_Q10D}

4.1 Absolute Maximum Ratings

Table 4. Absolute Maximum Ratings[1][2]

Symbol	Parameter	Test Condition	Minimum	Typical	Maximum	Unit
V_{DD33}	3.3V tolerant power supplies	V_{DDO_Qx}, V_{DD_CLK}, V_{DDA_LC}, $V_{DDA\_PDCP\_XTAL}$, V_{DDD_2}	-0.5		3.63	V
V_{DD18}	1.8V tolerant power supplies	V_{DDO_Qy}, V_{DDA}, V_{DDREF_INT}, V_{DDA_FB}, V_{DDO_INT}, V_{DDD_1}, $V_{DD\_DIA\_A}$, $V_{DD\_DIA\_B}$, $V_{DD\_DIA\_C}$	-0.5		1.98	V
V_{IN}	Voltage on any input	OSCI[3], OSCO, FILTER, C_{REG_XTAL}	0		2.75	V
		All other inputs	-0.5		3.63	V
I_{IN}	Differential input current	Input CLK			±50	mA
I_O	Output current - continuous	Output Qx, Output Qy			30	mA
		Status Outputs			25	mA
	Output current - surge	Output Qx, Output Qy			60	mA
		Status Outputs			50	mA
T_{JMAX}	Maximum junction temperature				150	°C
T_S	Storage temperature		-65		150	°C

1. Qx denotes: Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8, or Q9.
2. Qy denotes: Q10A, Q10B, Q10C, or Q10D.
3. This limit applies to the OSCI input when it is being over-driven by an external signal.

4.2 ESD Ratings

Table 5. ESD Ratings

ESD Model/Test	Rating	Unit
Human Body Model (Tested per JS-001-2017)	2000	V
Charged Device Model (Tested per JS-002-2014)	1500	V

4.3 Recommended Operating Conditions

Table 6. Recommended Operating Conditions[1][2]

Symbol	Parameter	Minimum	Typical	Maximum	Unit
T_J	Junction temperature			125	°C
T_A	Ambient air temperature	-40		85	°C
V_{DD_CLK}	Supply voltage for input clock buffers and dividers	1.71	[3]	3.465	V
$V_{DDA\_PDCP\_XTAL}$	Analog supply voltage for oscillator	2.375	[4]	3.465	V
V_{DDA_FB}	Analog supply voltage for SysAPLL feedback divider	1.71	1.8	1.89	V
V_{DDA_LC}	Analog supply voltage for SysAPLL LC resonator	2.375	[4]	3.465	V
$V_{DDA\_DIA\_x}$[5]	Supply voltage for FOD control logic and FODs	1.71	1.8	1.89	V
V_{DDD_1}	Supply voltage for digital logic.	1.14	[6]	1.89	V
V_{DDO_INT}	Power supply for IOD_10 that provides the reference input to the Ultra-low phase noise APLL.	1.71	1.8	1.89	V
V_{DDREF_INT}	Power supply for the reference input to the Ultra-low Noise APLL.	1.71	1.8	1.89	V
V_{DDO_Qx}	Output clock Qx supply voltage	1.14		3.465	V
V_{DDO_Qy}	Output Clock Qy supply voltage	1.71	1.8	1.89	V
V_{DDD_2}	Supply voltage for digital core	1.71	[3]	3.465	V
V_{DDA}	Supply voltage for UPN analog core	1.71	1.8	1.89	V
t_{PU}	Power up time for all supply voltages to reach minimum specified voltage (power ramps must be monotonic)[7]	0.05		5	ms

1. It is the user's responsibility to ensure that device junction temperature remains below the maximum allowed.
2. All conditions in this table must be met to guarantee device functionality.
3. Supports 1.8V ±5%, 2.5V ±5% or 3.3V ±5% operation, not a continuous range.
4. Supports 2.5V±5% or 3.3V±5% operation, not a continuous range.
5. $V_{DD\_DIA\_x}$ denotes: $V_{DD\_DIA\_A}$, $V_{DD\_DIA\_B}$, $V_{DD\_DIA\_C}$.
6. Supports 1.2V±5% or 1.8V±5% operation, not a continuous range.
7. All supply rails must reach their min voltage within max t_{PU}.

4.4 Thermal Information

Table 7. Thermal Information

Symbol	Parameter		Value	Unit
θ_{JA}	Theta JA. Junction to Ambient Air Thermal Coefficient [1][2]	0 m/s air flow	22.7	°C/W
		1 m/s air flow	19.1	°C/W
		2 m/s air flow	16.4	°C/W
θ_{JB}	Theta JB. Junction to Board Thermal Coefficient[1]		8.6	°C/W
θ_{JC}	Theta JC. Junction to Device Case Thermal Coefficient[1]		7.2	°C/W
-	Moisture Sensitivity Rating (Per J-STD-020)		3	

1. Multi-Layer PCB, JEDEC Standard Test Boards.
2. Assumes all V_{SS} balls are connected to four solid ground planes using a 9x9 array of thermal vias.

4.5 Electrical Characteristics

Table 8. Output Phase Jitter Characteristics for Output Qx and Output Qy[1][2][3][4]

Parameter		Test Condition			Minimum	Typical	Maximum	Unit
Phase Jitter, RMS (Random)[5]	Integration Range: 10KHz to 20MHz	Synthesizer[6], V_{CCA_SEL} = 3.3V	Crystal 49.152MHz	All Output Qx 122.88MHz		135	167	fs
			Crystal 49.152MHz	All Output Qx 156.25MHz		134	172	
			Crystal 49.152MHz	All Output Qx 245.76MHz		119	161	
			Crystal 49.152MHz	All Output Qx 312.5MHz		132	153	
			Crystal 49.152MHz	All Output Qx 322.265625MHz		117	142	
			Crystal 49.152MHz	All Output Qx 983.04MHz		108	162	
Phase Jitter, RMS (Random)[5]	Integration Range: 10KHz to 20MHz	Jitter Attenuator[6], Bandwidth: 25Hz, Input Freq.: 25MHz V_{CCA_SEL} = 3.3V	Crystal 50MHz	All Output Qx 122.88MHz		140	178	fs
			Crystal 49.152MHz	All Output Qx 156.25MHz		136	174	
			Crystal 50MHz	All Output Qx 245.76MHz		137	170	
			Crystal 49.152MHz	All Output Qx 312.5MHz		133	155	
			Crystal 49.152MHz	All Output Qx 322.265625 MHz		121	165	
			Crystal 50MHz	All Output Qx 983.04MHz		109	157	

Table 8. Output Phase Jitter Characteristics for Output Qx and Output Qy[1][2][3][4](Cont.)

Parameter		Test Condition			Minimum	Typical	Maximum	Unit
Phase Jitter, RMS (Random)[5]	Integration Range: 10KHz to 20MHz	Synthesizer[6], V_{CCA_SEL} = 2.5V	Crystal 49.152MHz	All Output Qx 122.88MHz		133	172	fs
			Crystal 49.152MHz	All Output Qx 156.25MHz		130	165	
			Crystal 49.152MHz	All Output Qx 245.76MHz		113	149	
			Crystal 49.152MHz	All Output Qx 312.5MHz		121	148	
			Crystal 49.152MHz	All Output Qx 322.265625MHz		116	142	
			Crystal 49.152MHz	All Output Qx 983.04MHz		103	126	
Phase Jitter, RMS (Random)[5]	Integration Range: 10KHz to 20MHz	Jitter Attenuator[6], DPLL Bandwidth: 25Hz, Input Freq.: 25MHz V_{CCA_SEL} = 2.5V	Crystal 50MHz	All Output Qx 122.88MHz		134	175	fs
			Crystal 49.152MHz	All Output Qx 156.25MHz		130	171	
			Crystal 50MHz	All Output Qx 245.76MHz		115	147	
			Crystal 49.152MHz	All Output Qx 312.5MHz		121	148	
			Crystal 49.152MHz	All Output Qx 322.265625MHz		115	146	
			Crystal 50MHz	All Output Qx 983.04MHz		100	126	
Phase Jitter, RMS (Random)[7]	Integration range: 10kHz to 20MHz	Jitter Attenuator[6], DPLL Bandwidth: 25Hz, Input Freq.: 25MHz, V_{CCA_SEL} = 3.3V	Crystal 50MHz	All Output Qy 122.88Hz[8]		91	124	fs
				All Output Qy 245.76Hz[8]		86	101	
			Crystal 49.152MHz	All Output Qy 156.25MHz[9]		90	111	
				All Output Qy 312.5MHz[9]		86	104	
Phase Jitter, RMS (Random)[7]	Integration range: 10kHz to 20MHz	Jitter Attenuator[6], DPLL Bandwidth: 25Hz, Input Freq.: 25MHz, V_{CCA_SEL} = 2.5V	Crystal 50MHz	All Output Qy 122.88Hz[8]		110	140	fs
				All Output Qy 245.76Hz[8]		110	142	
			Crystal 49.152MHz	All Output Qy 156.25MHz[9]		105	131	
				All Output Qy 312.5MHz[9]		105	124	
Single Sideband Phase Noise[10][7]	100Hz	Jitter Attenuator[6], DPLL Bandwidth: 25Hz, Input Freq.: 25MHz, V_{CCA_SEL} = 3.3V	Crystal 50MHz	All Output Qy 122.88MHz[8]		-112		dBc/Hz
	1kHz					-128		
	10kHz					-138		
	100kHz					-144		
	1MHz					-155		
	10MHz					-166		
	30MHz					-167		

Table 8. Output Phase Jitter Characteristics for Output Qx and Output Qy[1][2][3][4](Cont.)

Parameter		Test Condition			Minimum	Typical	Maximum	Unit
Single Sideband Phase Noise[10][7]	100Hz	Jitter Attenuator[6], DPLL Bandwidth: 25Hz, Input Freq.: 25MHz, V_{CCA_SEL} = 3.3V	Crystal 50MHz	All Output Qy 245.76MHz[8]		-108		dBc/Hz
	1kHz					-123		
	10kHz					-132		
	100kHz					-137		
	1MHz					-149		
	10MHz					-164		
	30MHz					-164		
Single Sideband Phase Noise[10][7]	100Hz	Jitter Attenuator[6], DPLL Bandwidth: 25Hz, Input Freq.: 25MHz, V_{CCA_SEL} = 3.3V	Crystal 49.152MHz	All Output Qy 156.25MHz[9]		-110		dBc/Hz
	1kHz					-123		
	10kHz					-136		
	100kHz					-142		
	1MHz					-151		
	10MHz					-166		
	30MHz					-167		
Single Sideband Phase Noise[10][7]	100Hz	Jitter Attenuator[6], DPLL Bandwidth: 25Hz, Input Freq.: 25MHz, V_{CCA_SEL} = 3.3V	Crystal 49.152MHz	All Output Qy 312.5MHz[9]		-104		dBc/Hz
	1kHz					-120		
	10kHz					-130		
	100kHz					-136		
	1MHz					-145		
	10MHz					-162		
	30MHz					-163		

1. V_{SS} = 0V, T_A = -40°C to 85°C.
2. Electrical parameters are ensured over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
3. Qx denotes: Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8, or Q9.
4. Qy denotes: Q10A, Q10B, Q10C, or Q10D.
5. All Qx enabled and operating at the same frequency.
6. Refers to the mode of the DPLL/DCO generating the clock
7. All Qy enabled and operating at the same frequency.
8. IOD_10 generating 122.88MHz.
9. IOD_10 generating 156.25MHz.
10. Measured using an SMA100A as the clock reference input source, for TA = -40°C to 85°C. Close-in phase noise performance will depend on the input source.

Table 9. AC Characteristics for Ultra-low Phase Noise APLL[1][2][3][4][5]

Symbol	Parameter		Test Condition		Minimum	Typical	Maximum	Unit
$t_{STARTUP\_U}$	Start-up Time for Ultra-low Phase Noise APLL[6]					6	7	ms
f_{OUT_U}	Output Frequency		Any output: Q10A, Q10B, Q10C, Q10D		1		1000	MHz
t_{SK_U}	Output to Output Skew [7][8][9]		Any two outputs: Q10A, Q10B, Q10C, Q10D			40	44	ps
Δt_{SK_U}	Temperature Variation Output-Output[10]		Any two outputs: Q10A, Q10B, Q10C, Q10D			0.6	0.8	ps/°C
t_{R_U} / t_{F_U}	Output Rise and Fall Times 20% to 80%[11]		Any output: Q10A, Q10B, Q10C, Q10D HCSL, Swing = 900mV			60	80	ps
ODC_U	Output Duty Cycle	Differential Output	Any output: Q10A, Q10B, Q10C, Q10D	f_{OUT} = 122.88MHz f_{OUT} = 244.76MHz f_{OUT} = 156.25MHz f_{OUT} = 312.5MHz	48	50	52	%
$PSNR_U$	Power Supply Noise Rejection Ratio Modulated each V_{DD}, except for V_{DDA}[12] [13]	f_{NOISE} ≤1MHz	Any output: Q10A, Q10B, Q10C, Q10D	V_{DDO_Qy}[14] = 1.8V		-94		dBc
				V_{DDREF_INT} = 1.8V		-87		
		f_{NOISE} ≤100kHz		V_{DDREF} = 1.8V		-86		
				V_{DDD_2} = 1.8V		-114		
		100kHz <f_{NOISE} ≤600kHz		V_{DDREF_INT} = 1.8V		-109		
				V_{DDD_2} = 1.8V		-96		
		600kHz <f_{NOISE} ≤1MHz		V_{DDREF_INT} = 1.8V		-143		
				V_{DDD_2} = 1.8V		-99		
I_{DDO_Qy}[15] [16] [17]	Supply Current for V_{DDO_Qy}[18][19]		Any output: Q10A, Q10B, Q10C, Q10D	HCSL, SWING = 900mV		45	50	mA
				Output Disabled		30	50	
				Output Hi-Z		25	30	
V_{OUT_U}	Absolute Voltage on HCSL output			[20][21][22]	-115		1065	mV
V_{CROSS_U}	Absolute Voltage on HCSL output crossing			[11]	365	420	470	mV
ΔV_{CROSS_U}	Total Variation of V_{CROSS} Over all Edges[23]			[24]		45	90	mV
V_{OVS_U}[25]	Output Voltage Swing			HCSL, SWING = 900mV	830	950	1045	mV

1. Qy denotes: Q10A, Q10B, Q10C, or Q10D.
2. V_{DDO_Qy} denotes: V_{DDO_Q10A}, V_{DDO_Q10B}, V_{DDO_Q10C}, V_{DDO_Q10D}.
3. V_{DDD_2} = VDDA = V_{DDO_Qy} = 1.8V ±5%, V_{SS} = 0V, T_A = -40°C to 85°C.
4. Electrical parameters are ensured over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device meets specifications after thermal equilibrium has been reached under these conditions.

5. Measured from when all power supplies have reached >80% of nominal voltage to the first stable clock edge on the output. A stable clock is defined as one generated when the PLL is locked with no further perturbations in frequency expected.
6. Start-up time depends on the actual configuration used. For more information on estimating start-up time, contact Renesas technical support.
7. Defined as the time between the rising edges of two outputs of the same frequency, configuration, loading, and supply voltage.
8. This parameter is defined in accordance with JEDEC Standard 65.
9. Measured at the differential cross points.
10. This parameter is measured across the full operating temperature range and the difference between the slowest and fastest numbers is the variation.
11. Measured with outputs terminated with 50Ω to GND on each of Qy and nQy.
12. 50mV peak-to-peak sine-wave noise signal injected on indicated power supply pin(s).
13. Noise spur amplitude measured relative to 156.25MHz carrier.
14. Excluding V_{DDO_Qy} of the output being measured.
15. Output current consumption is not affected by the core device power supply voltage levels.
16. Internal dynamic switching current at maximum f_{OUT} is included.
17. I_{DDO_Qy} denotes the current consumed by each V_{DDO_Qy} supply.
18. V_{DDO_Qy} = 1.89V.
19. Measured with outputs unloaded.
20. Measurement taken from single-ended waveform.
21. Minimum is defined as the minimum instantaneous voltage including undershoot.
22. Maximum is defined as the maximum instantaneous voltage including overshoot.
23. Defined as the total variation of all crossing voltages of rising Qy and falling nQy, This is the maximum allowed variance for any particular system.
24. Measured at crossing point where the instantaneous voltage value of the rising edge of Qy equals the falling edge of nQy.
25. V_{OVS_U} is the single-ended amplitude of the output signal. The differential specs is 2*V_{OVS_U}.

Table 10. AC Characteristics[1][2]

Symbol	Parameter	Test Condition		Minimum	Typical	Maximum	Unit
f_{VCO}	Analog PLL VCO Operating Frequency	V_{DDA_X}[3] = 3.3V±5%		13.4		13.8	GHz
		V_{DDA_X}[3] = 2.5V±5%		13.5		13.9	
f_{FOD}	Fractional Output Divider Operating Frequency	Measured with output divider set to /1		500		1000	MHz
f_{OUT}	Output Frequency	Differential Output		0.0000005		1000	MHz
		LVCMOS Output		0.0000005		250	
Δf_{OUT}	Output Frequency Accuracy[4]				0		ppb
	Initial Frequency Offset[5]	Switchover or Entering Holdover State			1		ppb
	Output Phase Change for Hitless Reference Switching[6]	HS Type 1, switching to an input reference with frequency ≥ 1MHz			105	190	ps
		HS Type 1, switching to an input reference with frequency < 1MHz			405	1700	
		HS Type 2			90	200	
t_{SK}	Output to Output Skew[7][8][9]	Any two Output Qx configured as differential[10]	V_{DDO_Qx} = 3.3V±5%		95	150	ps
			V_{DDO_Qx} = 2.5V±5%				
			V_{DDO_Qx} = 1.8V±5%				
		Any two Output Qx, configured as LVCMOS in phase[11]	V_{DDO_Qx} = 3.3V±5%		110	250	
			V_{DDO_Qx} = 2.5V±5%				
			V_{DDO_Qx} = 1.8V±5%				
		Q to nQ from same Output Qx pair, configured as LVCMOS in-phase[11]	V_{DDO_Qx} = 3.3V±5%		20	85	
			V_{DDO_Qx} = 2.5V±5%		10	55	
			V_{DDO_Qx} = 1.8V±5%		10	65	
$t_{SK}(B)$[12]	Differential Output to Output Skew[10]	Bank 1: Q0/nQ0(FOD0), Q1/nQ1(FOD0), Q2/nQ2(FOD1, FOD5), Q3/nQ3(FOD5), Q8/nQ8(FOD5), Q9/nQ9(FOD5)	V_{DDO_Qx} = 3.3V±5%		40	65	ps
			V_{DDO_Qx} = 2.5V±5%		55	75	
			V_{DDO_Qx} = 1.8V±5%				
	LVCMOS Output to Output Skew [11][13]		V_{DDO_Qx} = 3.3V±5%		55	150	
			V_{DDO_Qx} = 2.5V±5%				
			V_{DDO_Qx} = 1.8V±5%				
	Differential Output to Output Skew[10]	Bank 2: Q4/nQ4(FOD2), Q5/nQ5(FOD2, FOD3), Q6/nQ6(FOD2, FOD3), Q7/nQ7(FOD3, FOD7)	V_{DDO_Qx} = 3.3V±5%		45	90	
			V_{DDO_Qx} = 2.5V±5%				
			V_{DDO_Qx} = 1.8V±5%				
	LVCMOS Output to Output Skew[11][13]		V_{DDO_Qx} = 3.3V±5%		45	100	
			V_{DDO_Qx} = 2.5V±5%				
			V_{DDO_Qx} = 1.8V±5%		55	155	
Δt_{SK}	Temperature Variation[14] Output-Output					4	ps/°C

Table 10. AC Characteristics[1][2] (Cont.)

Symbol	Parameter	Test Condition			Minimum	Typical	Maximum	Unit
Δt_{ALIGN}	Temperature Variation[14] Input-Output						4	ps/°C
t_{ALIGN}	Input - Output Alignment Variation[15][16]	Delay variation as shown in Figure 46 for any non-inverted CLK/nCLK input pair to any Output Qx pair in differential mode when using internal loopback.			-500		500	ps
		Delay variation as shown in Figure 47 for any non-inverted PMOS CLK/nCLK input pair to Output Qx pair in differential mode when used as external loopback.[17][18]			-130		130	
ITDCMA	Input TDC Measurement Accuracy[19][20][21]	REF = CLK2/nCLK2, FB = CLK3/nCLK3, DPLL0. All other input clocks and DPLLs disabled. 10MHz differential signal applied to inputs CLK2/nCLK2 and CLK3/nCLK3. Fine phase measurements enabled.				±20	±90	ps
t_R / t_F	Output Rise and Fall Times 20% to 80%	Differential Output [22][23]	V_{DDO_Qx}[9] = 3.3V±5%, 2.5V±5% or 1.8V±5%	SWING[24] = 00	115	225	405	ps
				SWING = 01	135	220	440	
				SWING = 10	120	225	435	
				SWING = 11	140	255	440	
		LVCMOS Output[25]	V_{DDO_Qx} = 3.3V±5%	TERM[26] = 00	95	245	375	ps
				TERM = 01	100	250	380	
				TERM = 10	110	260	460	
				TERM = 11	110	250	510	
			V_{DDO_Qx} = 2.5V±5%	TERM = 00	115	280	405	ps
				TERM = 01	125	285	470	
				TERM = 10	120	300	525	
				TERM = 11	140	330	565	
			V_{DDO_Qx} = 1.8V±5%	TERM = 00	205	405	590	ps
				TERM = 01	205	450	715	
				TERM = 10	230	445	795	
				TERM = 11	235	465	880	
			V_{DDO_Qx} = 1.5V±5%[27]	TERM = 00	415	560	730	ps
				TERM = 01	545	740	980	
				TERM = 10	615	880	1140	
				TERM = 11	690	1000	1300	
			V_{DDO_Qx} = 1.2V±5%[27]	TERM = 00	805	1020	1250	ps
				TERM = 01	1180	1450	1830	
				TERM = 10	1420	1770	2190	
				TERM = 11	1650	2000	2510	

Table 10. AC Characteristics[1][2] (Cont.)

Symbol	Parameter	Test Condition		Minimum	Typical	Maximum	Unit
ODC	Output Duty Cycle	Differential Output Qx, PULSE = 50%	f_{OUT} < 500MHz	47	50	53	%
			500MHz ≤ f_{OUT} < 800MHz	45	50	55	
			f_{OUT} ≥ 800MHz	43	50	57	
		LVCMOS Output Qx, PULSE = 50%	V_{DDO_Qx} = 3.3V or 2.5V	47	50	53	
			V_{DDO_Qx} = 1.8V or 1.5V	46	50	54	
			V_{DDO_Qx} = 1.2V	45	50	55	
ODC	Output Duty Cycle	Any Output Qx type operating as a frame or sync pulse	PULSE = Sync Pulse, 100ns	100			ns
			PULSE = Sync Pulse, 1ms	1			ms
			PULSE = Sync Pulse, 10ms	10			
			PULSE = Sync Pulse, 100ms	200			
			PULSE = Sync Pulse, 1ms	2			
			PULSE = Sync Pulse, 10ms	10			
			PULSE = Sync Pulse, 100ms	100			
			PULSE = Frame Pulse, 0.2UI	0.2			UI
			PULSE = Frame Pulse, 1UI	1			
			PULSE = Frame Pulse, 2UI	2			
$t_{startup}$[28]	Start-up Time[29]	Regulators Ready[30]			3		µs
		Internal OTP Start-up	Synthesizer mode		7	10	ms
t_{LOCK}	DPLL lock time	DPLL bandwidth = 300Hz			1.5		s
		DPLL bandwidth = 20mHz, reference frequency = 1Hz, phase and frequency snap enabled			20		
	System DPLL lock time[31]	DPLL bandwidth = 300Hz[32]			48	55	ms
PSNR	Power Supply Noise Rejection [33][34][35][36]	V_{DDA_LC}	50mVpp		-85		dBc
			100mVpp		-80		
		$V_{DDA\_PDCP\_XTAL}$	50mVpp		-75		
			100mVpp		-70		
		V_{DDO_Qx}	50mVpp		-70		
			100mVpp		-70		
PW	Pulse Width[37]	Input CLK	Differential Mode	0.45			ns
			Single-ended Mode	1.6			
			Single-ended LVDS	2.66			
		GPIO	Used as Clock Input	2.66			

1. V_{SS} = 0V, T_A = -40°C to 85°C.
2. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
3. V_{DDA_X} refers to $V_{DDA\_PDCP\_XTAL}$ and V_{DDA_LC}.
4. Long-term frequency error with respect to the DPLL input reference. The typical value shown assumes the DPLL has been phase-locked to a stable input reference for at least 306 minutes (based on a 0.1mHz advanced holdover filter setting) before going into an advanced holdover state on disqualification of the input reference.

5. This parameter will vary with the quality of the reference to the system DPLL. The typical value shown assumes an ideal reference used for the system DPLL.
6. This parameter will vary with the quality of the TDC and system DPLL references. The typical value shown assumes an ideal reference is used as input to the TDC and system DPLL.
7. Defined as the time between the rising edges of two outputs of the same frequency, configuration, loading, and supply voltage.
8. This parameter is defined in accordance with JEDEC Standard 65.
9. Qx denotes: Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8, or Q9.
10. Measured at the differential cross points.
11. Measured at V_{DDO_Qx} / 2.
12. Output to output skew within a bank. For this device, banks are defined as a list of outputs driven by a specific FOD. Results do not apply if the output is driven by a different FOD.
13. Using LVCMOS with V_{DDO_Qx} = 1.5V or 1.2V will result in much larger skews and is not recommended for skew-sensitive applications.
14. This parameter is measured across the full operating temperature range and the difference between the slowest and fastest numbers is the variation.
15. Measured from the differential cross point of the input to the differential cross point of the associated output after device is locked and input is stable. Measured using integer-related input and output frequencies.
16. Measured with the channel in DPLL mode.
17. Characterized using input and output signals with swing = 0.9V, common mode voltage = 0.9V with respect to GND, and matching edge rates.
18. Characterized using input and output signals with swing = 0.410V, common mode voltage = 1.3V with respect to GND (LVDS signals), and matching edge rates.
19. Characterized over offset between REF and FB signals in the range of -20ns to 20ns.
20. Characterized using BGA-144 package devices.
21. The typical specification applies for all combinations of DPLLs and REF and FB differential pairs.
22. Rise and fall times on differential outputs are independent of the power supply voltage on the output.
23. Measured with outputs terminated with 50Ω to GND.
24. Refers to the differential voltage swing setting programed into device registers for each output.
25. Measured with outputs terminated with 50Ω to V_{DDO_Qx} / 2.
26. Refers to the LVCMOS output drive strength (termination) setting programed into device registers for each output.
27. This parameter has been characterized with FOUT = 50MHz.
28. Start-up time will depend on the actual configuration used. For more information on estimating start-up time, please contact Renesas technical support.
29. Measured from the rising edge of nMR after all power supplies have reached > 80% of nominal voltage to the first stable clock edge on the output. A stable clock is defined as one generated from a locked analog or digital PLL (as appropriate for the configuration listed) with no further perturbations in frequency expected.
30. At power-up, the nMR signal must be asserted for at least this period of time.
31. Measured from the falling edge to the rising edge of a GPIO reporting the SYSDPLL lock status after internal OTP start-up.
32. SysDPLL reference frequency = 10MHz, fractional frequency offset between the SysDPLL and SysAPLL references = ±104.6ppm.
33. Noise spur amplitude measured relative to 156.25MHz carrier.
34. Typical PSNR values specified over the modulation frequency range of 10kHz to 1MHz.
35. Injected as sinusoidal noise to the specified power rail only.
36. 0.1uF capacitor placed on modulated power rail.
37. For proper device operation, the input frequency must be divided down to 150MHz or less (DPLL Phase Detector maximum frequency = 150MHz).



a = Fixed delay
b = Delay variation

Figure 3. Input-Output Delay with Internal Feedback



a = Trace delay from Qy to the CLK input used for external feedback
b = Delay variation

Figure 4. Input-Output Delay with External Feedback

Table 11. Power Supply DC Characteristics[1][2]

Symbol	Parameter	Test Condition	Minimum	Typical	Maximum	Unit
I_{DD_CLK}	Supply current for V_{DD_CLK}	V_{DD_CLKx} = 3.465V, PMOS mode		2.9	3.1	mA
		V_{DD_CLKx} = 3.465V, NMOS mode		6.4	6.8	
		V_{DD_CLKx} = 3.465V, CMOS mode		2.8	3.2	
		V_{DD_CLKx} = 2.625V, PMOS mode		2.7	3	
		V_{DD_CLKx} = 2.625V, NMOS mode		6.1	6.5	
		V_{DD_CLKx} = 2.625V, CMOS mode		1.5	1.6	
		V_{DD_CLKx} = 1.89V, PMOS mode		2.6	2.8	
		V_{DD_CLKx} = 1.89V, NMOS mode		5.8	6.2	
		V_{DD_CLKx} = 1.89V, CMOS mode		0.9	1	
$I_{DDA\_PDCP\_XTAL}$	Supply current for V_{DDA_PDCP}	$V_{DDA\_PDCP\_XTAL}$ = 3.3V		52	55	mA
		$V_{DDA\_PDCP\_XTAL}$ = 2.5V		37	40	
I_{DDA_FB}	Supply current for VDDA_FB	V_{DDA_FB} = 1.89V		23	35	mA

Table 11. Power Supply DC Characteristics[1][2] (Cont.)

Symbol	Parameter	Test Condition	Minimum	Typical	Maximum	Unit
I_{DDA_LC}	Supply current for V_{DDA_LC}	V_{DDA_LC} = 3.465V		121	147	mA
		V_{DDA_LC} = 2.625V		86	93	
$I_{DDA\_DIA\_A}$[3]	Supply current for $V_{DD\_DIA\_A}$. Powers control logic for FOD_2, FOD_3 and FOD_7; also powers control logic for FOD_2, FOD_3 and FOD_7.	$V_{DDA\_DIA\_A}$ = 1.89V Base for FODs (FODs Off) $I_{DD(FODBASE)}$		37	66	mA
		Adder per FOD at 500MHz $I_{DD(PERFOD)}$		29		mA
		Adder per FOD, per 1MHz over 500MHz $I_{DD(FODPERMHZ)}$		0.012		mA/MHz
		$V_{DDA\_DIA\_A}$ = 1.89V Base control (FODs Off) $I_{DD(CTRLBASE)}$		32	44	mA
		Adder per control for FOD at 500MHz $I_{DD(CTRLPERFOD)}$		10		mA
		Adder per control for FOD per 1MHz over 500MHz $I_{DD(CTRLPERMHZ)}$		0.012		mA/MHz
$I_{DDA\_DIA\_B}$[3]	Supply current for $V_{DD\_DIA\_B}$. Powers FOD_0 and FOD_1; also powers control logic for FOD_0, FOD_1 and FOD_5.	$V_{DDA\_DIA\_B}$ = 1.89V Base for FODs (FODs Off) $I_{DD(FODBASE)}$		37	66	mA
		Adder per FOD at 500MHz $I_{DD(PERFOD)}$		29		mA
		Adder per FOD, per 1MHz over 500MHz $I_{DD(FODPERMHZ)}$		0.012		mA/MHz
		$V_{DDA\_DIA\_B}$ = 1.89V Base control (FODs Off) $I_{DD(CTRLBASE)}$		9	17	mA
		Adder per control for FOD at 500MHz $I_{DD(CTRLPERFOD)}$		10		mA
		Adder per control for FOD per 1MHz over 500MHz $I_{DD(CTRLPERMHZ)}$		0.018		mA/MHz
$I_{DDA\_DIA\_C}$[4]	Supply current for $V_{DD\_DIA\_C}$. Powers FOD_5.	$V_{DDA\_DIA\_C}$ = 1.89V Base for FODs (FODs Off) $I_{DD(FODBASE)}$		25	44	mA
		Adder per FOD at 500MHz $I_{DD(PERFOD)}$		29		mA
		Adder per FOD, per 1MHz over 500MHz $I_{DD(FODPERMHZ)}$		0.012		mA/MHz
I_{DDD_1}	Supply current for V_{DDD_1}	V_{DDD_1} = 1.89V		187	378	mA
		V_{DDD_1} = 1.26V		176	292	
I_{DDO_INT}	Supply current for V_{DDO_INT}	V_{DDO_INT} = 1.89V IOD_10 generating 312.5MHz		15	21	mA

Table 11. Power Supply DC Characteristics[1][2] (Cont.)

Symbol	Parameter	Test Condition	Minimum	Typical	Maximum	Unit
I_{DDREF_INT}	Supply current for $V_{DD\_REF\_INT}$	V_{DDREF_INT} = 1.89V IOD_10 generating 312.5MHz		11	12	mA
I_{DDD_2}	Supply current for V_{DDD_2}	V_{DDD_2} = 3.465V		36	43	mA
		V_{DDD_2} = 1.89V		30	37	
I_{DDA}	Supply current for V_{DDA}	V_{DDD_2} = 1.89V		129	141	mA

1. V_{SS} = 0V, T_A = -40°C to 85°C
2. Current consumption figures represent a worst-case consumption with all functions associated with the particular voltage supply being enabled and running at full capacity. This information is provided to allow for design of appropriate power supply circuits that will support all possible register-based configurations for the device.
3. $I_{DDA\_DIA\_A}$ and $I_{DD\_IDIA\_B}$ are dependent on the number of FODs attached to the voltage rail and the FOD operating frequencies. Use the formula below to calculate IDD(DIA)_A and IDD(DIA)_B, where f_{FOD} is the FOD operating frequency and NumFOD is the number of enabled FODs on that supply. If all the FODs are disabled then only the base current is consumed. Note that $I_{DD(DIA\_B)}$ includes the control for FOD_5.

   $I_{DD(DIA\_A)}$ or $I_{DD(DIA\_B)} = I_{FOD} + I_{CTRL}$

   $I_{FOD} = I_{DD(FODBASE)} + NumFOD \times I_{DD(PERFOD)} + \sum (f_{FOD} - 500) \times I_{DD(FODPERMHZ)}$

   $I_{CTRL} = I_{DD(CTRLBASE)} + NumFOD \times I_{DD(CTRLPERFOD)} + \sum (f_{FOD} - 500) \times IDD_{(CTRLPERMHZ)}$
4. $I_{DDA\_DIA\_C}$ is dependent on the operating frequency of FOD_5. Use the formula below to calculate $I_{DD(DIA)\_C}$, where f_{FOD} is the FOD_5 operating frequency. If FOD_5 is disabled then only the base current is consumed.

   $I_{DD(DIA\_C)} = I_{DD(FODBASE)} + I_{DD(PERFOD)} + (f_{FOD} - 500) \times I_{DD(FODPERMHZ)}$

Table 12. Output Supply Current (Output Configured as Differential)[1][2][3]

Symbol	Parameter	Test Condition		Minimum	Typical	Maximum	Unit
I_{DDO_Qx}[4]	V_{DDO_Qx} Supply Current[5]	V_{DDO_Qx} = 3.465V	SWING[6] = 00		17	22	mA
			SWING = 01		19	24	
			SWING = 10		20	26	
			SWING = 11		21	26	
		V_{DDO_Qx} = 2.625V	SWING = 00		15	20	mA
			SWING = 01		16	21	
			SWING = 10		17	22	
			SWING = 11		17	23	
		V_{DDO_Qx} = 1.89	SWING = 00		14	19	mA
			SWING = 01		15	20	
			SWING = 10		15	21	
			SWING = 11		15	21	

1. Output current consumption is not affected by the core device power supply voltage levels.
2. Internal dynamic switching current at maximum f_{OUT} is included.
3. V_{DDO_Qx} denotes: V_{DDO_Q0}, V_{DDO_Q1}, V_{DDO_Q2}, V_{DDO_Q3}, V_{DDO_Q4}, V_{DDO_Q5}, V_{DDO_Q6}, V_{DDO_Q7}, V_{DDO_Q8}, or V_{DDO_Q9}.
4. I_{DDO_Qx} denotes the current consumed by each V_{DDO_Qx} supply.
5. Measured with outputs unloaded.
6. Refers to the output voltage (swing) setting programed into device registers for each output.

Table 13. Output Supply Current (Output Configured as LVCMOS)[1][2][3][4]

Symbol	Parameter	Test Condition		Minimum	Typical	Maximum	Unit
I_{DDO_Qx}[5]	Qx, nQx Supply Current Qx and nQx Both Enabled[6]	V_{DDO_Qx}[7] = 3.465V	TERM[8] = 00		27	32	mA
			TERM = 01		29	35	
			TERM = 10		31	37	
			TERM = 11		33	39	
		V_{DDO_Qx} = 2.625V	TERM = 00		20	25	mA
			TERM = 01		22	27	
			TERM = 10		23	29	
			TERM = 11		24	30	
		V_{DDO_Qx} = 1.89V	TERM = 00		14	20	mA
			TERM = 01		16	21	
			TERM = 10		17	22	
			TERM = 11		17	23	
		V_{DDO_Qx} = 1.575V	TERM = 00		12	18	mA
			TERM = 01		13	18	
			TERM = 10		14	19	
			TERM = 11		14	20	
		V_{DDO_Qx} = 1.26V	TERM = 00		9	13	mA
			TERM = 01		9	13	
			TERM = 10		9	14	
			TERM = 11		9	14	

Table 13. Output Supply Current (Output Configured as LVCMOS)[1][2][3][4]

Symbol	Parameter	Test Condition		Minimum	Typical	Maximum	Unit
I_{DDO_Qx}[5]	Qx, nQx Supply Current Qx enabled and nQx Tri-stated[6]	V_{DDO_Qx}[7] = 3.465V	TERM[8] = 00		17	23	mA
			TERM = 01		18	24	
			TERM = 10		19	25	
			TERM = 11		20	26	
		V_{DDO_Qx} = 2.625V	TERM = 00		13	19	mA
			TERM = 01		14	20	
			TERM = 10		15	20	
			TERM = 11		15	21	
		V_{DDO_Qx} = 1.89V	TERM = 00		11	16	mA
			TERM = 01		11	17	
			TERM = 10		12	17	
			TERM = 11		12	18	
		V_{DDO_Qx} = 1.575V	TERM = 00		10	15	mA
			TERM = 01		10	16	
			TERM = 10		11	16	
			TERM = 11		11	16	
		V_{DDO_Qx} = 1.26V	TERM = 00		8	12	mA
			TERM = 01		8	12	
			TERM = 10		8	12	
			TERM = 11		8	12	

1. Output current consumption is not affected by any of the core device power supply voltage levels.
2. Internal dynamic switching current at maximum f_{OUT} is included.
3. VSS = 0V, TA = -40°C to 85°C.
4. Qx denotes: Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8, or Q9.
5. I_{DDO_Qx} denotes the current consumed by each V_{DDO_Qx} supply.
6. Measured with outputs unloaded.
7. V_{DDO_Qx} denotes: V_{DDO_Q0}, V_{DDO_Q1}, V_{DDO_Q2}, V_{DDO_Q3}, V_{DDO_Q4}, V_{DDO_Q5}, V_{DDO_Q6}, V_{DDO_Q7}, V_{DDO_Q8}, or V_{DDO_Q9}.
8. Refers to the LVCMOS output drive strength (termination) setting programed into device registers for each output.

Table 14. LVCMOS/LVTTL DC Characteristics[1][2][3][4][5]

Symbol	Parameter	Test Condition		Minimum	Typical	Maximum	Unit
V_{IH}	Input High Voltage	nMR, nTEST, GPIO[9,4:0], SCLK, SDA, SA1, SA0, UPN_OE	V_{DDD_2} = 3.3V±5%	0.65 x V_{DDD_2}		V_{DDD_2} + 0.3	V
			V_{DDD_2} = 2.5V±5%	0.65 x V_{DDD_2}		V_{DDD_2} + 0.3	
			V_{DDD_2} = 1.8V±5%	0.65 x V_{DDD_2}		V_{DDD_2} + 0.3	
V_{IH}	Input High Voltage	CLK[3:0]	V_{DD_CLK} = 3.3V±5%	2		V_{DD_CLK} + 0.3	V
			V_{DD_CLK} = 2.5V±5%	1.7		V_{DD_CLK} + 0.3	
			V_{DD_CLK} = 1.8V±5%	0.65 × V_{DD_CLK}		V_{DD_CLK} + 0.3	
V_{IL}	Input Low Voltage	nMR, nTEST, GPIO[9,4:0], SCLK, SDA, SA1, SA0, UPN_OE	V_{DDD_2} = 3.3V±5%	-0.3		0.35 x V_{DDD_2}	V
			V_{DDD_2} = 2.5V±5%	-0.3		0.35 x V_{DDD_2}	
			V_{DDD_2} = 1.8V±5%	-0.3		0.35 x V_{DDD_2}	
V_{IL}	Input Low Voltage	CLK[3:0]	V_{DD_CLK} = 3.3V±5%	-0.3		0.8	V
			V_{DD_CLK} = 2.5V±5%	-0.3		0.7	
			V_{DD_CLK} = 1.8V±5%	-0.3		0.35 × V_{DD_CLK}	
I_{IH}	Input High Current	nMR, nTEST, GPIO[9,4:0], SA1, SA0	V_{IN} = V_{DDD_2} = V_{DDD_2} (max)		0.1	0.3	µA
		UPN_OE			0.1	0.1	
		SCLK, SDA			125	135	
I_{IH}	Input High Current	CLK[3:0]	V_{IN} = V_{DD_CLK} = VDD_CLK (max)		50	55	µA
		nCLK[3:0]			-0.01	0.04	
I_{IL}	Input Low Current	nMR, nTEST, GPIO[9,4:0], SA1,SA0	V_{IN} = 0V, V_{DDD_2} = V_{DDD_2} (max)	-40	-35		µA
		UPN_OE		-40	-35		
		SCLK, SDA		-70	-65		
I_{IL}	Input Low Current	CLK[3:0] nCLK[3:0]	V_{IN} = 0V, V_{DD_CLK} = V_{DD_CLK} (max)	-0.1	-0.1		µA
				-70	-65		

Table 14. LVCMOS/LVTTL DC Characteristics[1][2][3][4][5] (Cont.)

Symbol	Parameter	Test Condition		Minimum	Typical	Maximum	Unit
V_{OH}	Output High Voltage	SCLK, SDA	V_{DDD_2} = 3.3V±5%, I_{OH} = -100µA	1.8			V
		GPIO[9,4:0]	V_{DDD_2} = 3.3V±5%, I_{OH} = -100µA	V_{DDD_2} - 0.2			
		SCLK, SDA, GPIO[9,4:0]	V_{DDD_2} = 3.3V±5%, I_{OH} = -2mA	2.8			
			V_{DDD_2} = 3.3V±5%, I_{OH} = -12mA	2.6			
			V_{DDD_2} = 2.5V±5%, I_{OH} = -100µA	V_{DDD_2} - 0.2			
			V_{DDD_2} = 2.5V±5%, I_{OH} = -2mA	2.0			
			V_{DDD_2} = 2.5V±5%, I_{OH} = -8mA	1.8			
			V_{DDD_2} = 1.8V±5%, I_{OH} = -100µA	V_{DDD_2} - 0.2			
			V_{DDD_2} = 1.8V±5%, I_{OH} = -2mA	V_{DDD_2} - 0.45			
V_{OH}	Output High Voltage	UPN_LOCK	V_{DDA} = 1.8V±5%, I_{OH} = -100µA	1.7			V
V_{OL}	Output Low Voltage	SCLK, SDA	V_{DDD_2} = 3.3V±5%, I_{OH} = 100µA			0.1	V
		GPIO[9,4:0]	V_{DDD_2} = 3.3V±5%, I_{OH} = 100µA			0.2	
		SCLK, SDA, GPIO[9,4:0]	V_{DDD_2} = 3.3V±5%, I_{OH} = 2mA			0.5	
			V_{DDD_2} = 3.3V±5%, I_{OH} = 12mA			0.5	
			V_{DDD_2} = 2.5V±5%, I_{OH} = 100µA			0.2	
			V_{DDD_2} = 2.5V±5%, I_{OH} = 2mA			0.5	
			V_{DDD_2} = 2.5V±5%, I_{OH} = 8mA			0.5	
			V_{DDD_2} = 1.8V±5%, I_{OH} = 100µA			0.2	
			V_{DDD_2} = 1.8V±5%, I_{OH} = 2mA			0.5	
V_{OL}	Output Low Voltage	UPN_LOCK	V_{DDA} = 1.8V±5%, I_{OH} = 100µA			0.02	V

1. V_{IL} should not be less than -0.3V.
2. 3.3V characteristics in accordance with JESD8C-01,
   2.5V characteristics in accordance with JESD8-5A.01,
   1.8V characteristics in accordance with JESD8-7A,
   1.5V characteristics in accordance with JESD8-11A.01,
   1.2V characteristics in accordance with JESD8-12A.01.
3. V_{SS} = 0V, T_A = -40°C to 85°C.
4. When Output Qx are configured as LVCMOS, their output characteristics are specified in Table 20.
5. Input pair used as two single-ended clocks rather than as a differential clock.

Table 15. Low-swing Mode Single-ended Input DC Characteristics[1][2][3][4][5]

Symbol	Parameter	Test Condition	Minimum	Typical	Maximum	Unit
V_{PP}	Peak-to-Peak Voltage		0.15		1.3	V

1. V_{IL} should not be less than -0.3V.
2. V_{IH} should not be higher than V_{DD_CLK}.
3. V_{SS} = 0V, TA = -40°C to 85°C.
4. Input pair used as two single-ended clocks rather than a differential clock.
5. Input must be AC coupled.

Table 16. Differential Input DC Characteristics[1]

Symbol	Parameter		Test Condition	Minimum	Typical	Maximum	Unit
I_{IH}	Input High Current	CLK[3:0]	VIN = V_{DD_CLK} = V_{DD_CLK} (max)			150	µA
		nCLK[3:0]				5	
I_{IL}	Input Low Current	CLK[3:0]	V_{IN} = 0V, V_{DD_CLK} = V_{DD_CLK} (max)	-5			µA
		nCLK[3:0]		-150			
V_{PP}	Peak-to-Peak Voltage[2][3]	Any input protocol		0.15		1.3	V
V_{CMR}	Common Mode Input Voltage[2][4]	CLK[3:0], nCLK[3:0]	Input protocol = HCSL, HSTL, SSTL	0.1		V_{DD_CLK} - 1.2	V
			Input protocol = LVDS, LVPECL, CML	0.7		V_{DD_CLK}	

1. V_{SS} = 0V, TA =-40°C to 85°C.
2. V_{IL} should not be less than -0.3V.
3. VPP is the single-ended amplitude of the output signal. The differential specs is 2*VPP.
4. Common mode voltage is defined as the cross-point.

Table 17. Differential Output DC Characteristics (V_{DDO_Qx} = 3.3V+5%, V_{SS} = 0V, T_A = -40°C to 85°C)[1][2][3][4]

Symbol	Parameter		Test Condition	Minimum	Typical	Maximum	Unit
V_{OVS}[5]	Output Voltage Swing	Output Qx[6]	SWING = 00[7]	335	400	465	mV
			SWING = 01	475	605	700	
			SWING = 10	655	790	910	
			SWING = 11	735	870	1000	
V_{CMR}	Output Common Mode Voltage	Output Qx[6]	CENTER = 000[8]	0.8	1	1.1	V
			CENTER = 001	0.9	1.1	1.3	
			CENTER = 010	1.1	1.3	1.6	
			CENTER = 011	1.3	1.5	1.8	
			CENTER = 100	1.4	1.7	2	
			CENTER = 101	1.6	1.9	2.2	
			CENTER = 110	1.8	2.1	2.4	
			CENTER = 111	1.9	2.3	2.6	

1. V_{DDO_Qx} denotes: V_{DDO_Q0}, V_{DDO_Q1}, V_{DDO_Q2}, V_{DDO_Q3}, V_{DDO_Q4}, V_{DDO_Q5}, V_{DDO_Q6}, V_{DDO_Q7}, V_{DDO_Q8}, or V_{DDO_Q9}.

2. Terminated with 100Ω across Qx and nQx.
3. If LVDS operation is desired, the user should select SWING = 00 and CENTER = 001 or 010.
4. If LVPECL operation is desired, the user should select SWING = 10 and CENTER = 001 or 010 for 2.5V LVPECL operation. For V_{DDO} = 2.5V, 3.3V LVPECL levels cannot be generated.
5. V_{OVS} is the single-ended amplitude of the output signal. The differential specs is 2*V_{OVS}.
6. Qx denotes: Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8, or Q9.
7. Refers to the differential voltage swing setting programed into device registers for each output.
8. Refers to the differential voltage crossing point (center voltage) setting programed into device registers for each output.

Table 18. Differential Output DC Characteristics (V_{DDO_Qx} = 2.5V+5%, V_{SS} = 0V, T_A = -40°C to 85°C)[1][2][3][4]

Symbol	Parameter		Test Condition	Minimum	Typical	Maximum	Unit
V_{OVS}[5]	Output Voltage Swing	Output Qx[6]	SWING = 00[7]	295	395	450	mV
			SWING = 01	455	590	680	
			SWING = 10	585	760	885	
			SWING = 11	730	835	945	
V_{CMR}[8]	Output Common Mode Voltage	Output Qx[6]	CENTER = 000[9]	0.8	0.9	1.1	V
			CENTER = 001	0.9	1.1	1.3	
			CENTER = 010	1	1.3	1.5	
			CENTER = 011	1.2	1.5	1.7	
			CENTER = 100	1.3	1.6	1.9	
			CENTER = 101	Not Supported			
			CENTER = 110				
			CENTER = 111				

1. V_{DDO_Qx} denotes: V_{DDO_Q0}, V_{DDO_Q1}, V_{DDO_Q2}, V_{DDO_Q3}, V_{DDO_Q4}, V_{DDO_Q5}, V_{DDO_Q6}, V_{DDO_Q7}, V_{DDO_Q}8, or V_{DDO_Q9}.
2. Terminated with 100Ω across Qx and nQx.
3. If LVDS operation is desired, the user should select SWING = 00 and CENTER = 001 or 010.
4. If LVPECL operation is desired, the user should select SWING = 10 and CENTER = 101 or 110 for 3.3V LVPECL, and SWING = 10 and CENTER = 001 or 010 for 2.5V LVPECL operation.
5. V_{OVS} is the single-ended amplitude of the output signal. The differential specs is 2*V_{OVS}.
6. Qx denotes: Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8, or Q9.
7. Refers to the differential voltage swing setting programed into device registers for each output.
8. Not all V_{CMR} selections can be supported with particular V_{DDO_Qx} and V_{OVS} settings. For information on which combinations are supported, see Table 36.
9. Refers to the differential voltage crossing point (center voltage) setting programed into device registers for each output.

Table 19. Differential Output DC Characteristics (V_{DDO_Qx} = 1.8V+5%, V_{SS} = 0V, T_A = -40°C to 85°C)[1][2][3]

Symbol	Parameter		Test Condition	Minimum	Typical	Maximum	Unit
V_{OVS}[4]	Output Voltage Swing	Output Qx[5]	SWING = 00[6]	295	410	485	mV
			SWING = 01	470	585	700	
			SWING = 10	580	715	855	
			SWING = 11	610	750	900	
V_{CMR}[7]	Output Common Mode Voltage	Output Qx[5]	CENTER = 000[8]	0.8	0.9	1.0	V
			CENTER = 001	0.9	1.1	1.2	
			CENTER = 010	1.0	1.2	1.4	
			CENTER = 011	Not Supported			
			CENTER = 100				
			CENTER = 101				
			CENTER = 110				
			CENTER = 111				

1. V_{DDO_Qx} denotes: V_{DDO_Q0}, V_{DDO_Q1}, V_{DDO_Q2}, V_{DDO_Q3}, V_{DDO_Q4}, V_{DDO_Q5}, V_{DDO_Q6}, V_{DDO_Q7}, $V_{DDO\_Q}8$, or V_{DDO_Q9}.
2. Terminated with 100Ω across Qx and nQx.
3. If LVDS operation is desired, the user should select SWING = 00 and CENTER = 001 or 010.
4. V_{OVS} is the single-ended amplitude of the output signal. The differential specs is 2*V_{OVS}.
5. Qx denotes: Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8, or Q9.
6. Refers to the differential voltage swing setting programed into device registers for each output.
7. Not all V_{CMR} selections can be supported with particular V_{DDO_Qx} and V_{OVS} settings. For information on which combinations are supported, see Table 36.
8. Refers to the differential voltage crossing point (center voltage) setting programed into device registers for each output.

Table 20. LVCMOS Clock Output DC Characteristics[1][2]

Symbol	Parameter		Test Condition	Minimum	Typical	Maximum	Unit
V_{OH}	Output High Voltage	V_{DDO_Qx} = 3.3V±5%	TERM[3] = 00	0.74	0.8	0.86	V
			TERM = 01	0.79	0.85	0.92	
			TERM = 10	0.83	0.88	0.93	
			TERM = 11	0.74	0.8	0.85	
		V_{DDO_Qx} = 2.5V±5%	TERM[3] = 00	0.71	0.77	0.83	
			TERM = 01	0.76	0.83	0.89	
			TERM = 10	0.8	0.86	0.93	
			TERM = 11	0.71	0.77	0.83	
		V_{DDO_Qx} = 1.8V±5%	TERM[3] = 00	0.65	0.72	0.79	
			TERM = 01	0.71	0.78	0.85	
			TERM = 10	0.75	0.82	0.89	
			TERM = 11	0.66	0.72	0.79	
		V_{DDO_Qx} = 1.5V±5%	TERM[3] = 00	0.61	0.69	0.78	
			TERM = 01	0.66	0.75	0.84	
			TERM = 10	0.7	0.79	0.89	
			TERM = 11	0.61	0.69	0.78	
		V_{DDO_Qx} = 1.2V±5%	TERM[3] = 00	0.56	0.64	0.72	
			TERM = 01	0.59	0.68	0.78	
			TERM = 10	0.63	0.72	0.83	
			TERM = 11	0.56	0.64	0.72	

Table 20. LVCMOS Clock Output DC Characteristics[1][2] (Cont.)

Symbol	Parameter		Test Condition	Minimum	Typical	Maximum	Unit
V_{OL}	Output Low Voltage	V_{DDO_Qx} = 3.3V±5%	TERM[3] = 00	0.19	0.24	0.29	V
			TERM = 01	0.14	0.19	0.23	
			TERM = 10	0.12	0.16	0.2	
			TERM = 11	0.19	0.24	0.29	
		V_{DDO_Qx}= 2.5V±5%	TERM[3] = 00	0.19	0.63	0.56	
			TERM = 01	0.21	0.67	0.6	
			TERM = 10	0.24	0.72	0.64	
			TERM = 11	0.28	0.79	0.7	
		V_{DDO_Qx} = 1.8V±5%	TERM[3] = 00	0.26	0.33	0.39	
			TERM = 01	0.2	0.27	0.33	
			TERM = 10	0.16	0.23	0.3	
			TERM = 11	0.26	0.33	0.39	
		V_{DDO_Qx} = 1.5V±5%	TERM[3] = 00	0.28	0.37	0.44	
			TERM = 01	0.21	0.31	0.38	
			TERM = 10	0.17	0.26	0.35	
			TERM = 11	0.28	0.37	0.44	
		V_{DDO_Qx} = 1.2V±5%	TERM[3] = 00	0.37	0.44	0.5	
			TERM = 01	0.31	0.39	0.46	
			TERM = 10	0.26	0.35	0.42	
			TERM = 11	0.37	0.44	0.5	

Table 20. LVCMOS Clock Output DC Characteristics[1][2] (Cont.)

Symbol	Parameter		Test Condition	Minimum	Typical	Maximum	Unit
Z_{OUT}	Output Impedance	V_{DDO_Qx} = 3.3V±5%	TERM[3] = 00		35		Ω
			TERM = 01		25		
			TERM = 10		21		
			TERM = 11		18		
		V_{DDO_Qx} = 2.5V±5%	TERM[3] = 00		31		
			TERM = 01		23		
			TERM = 10		20		
			TERM = 11		17		
		V_{DDO_Qx} = 1.8V±5%	TERM[3] = 00		42		
			TERM = 01		31		
			TERM = 10		25		
			TERM = 11		21		
		V_{DDO_Qx} = 1.5V±5%	TERM[3] = 00		71		
			TERM = 01		47		
			TERM = 10		35		
			TERM = 11		29		
		V_{DDO_Qx} = 1.2V±5%	TERM[3] = 00		101		
			TERM = 01		86		
			TERM = 10		66		
			TERM = 11		49		

1. V_{SS} = 0V, T_A = -40°C to 85°C.
2. V_{DDO_Qx} denotes: V_{DDO_Q0}, V_{DDO_Q1}, V_{DDO_Q2}, V_{DDO_Q3}, V_{DDO_Q4}, V_{DDO_Q5}, V_{DDO_Q6}, V_{DDO_Q7}, V_{DDO_Q8}, or V_{DDO_Q9}.
3. This refers to the register settings for the LVCMOS output drive strength within the device.

Table 21. Input Frequency Characteristics[1]

Symbol	Parameter		Test Condition	Minimum	Typical	Maximum	Unit
f_{IN}	Input Frequency	OSCI, OSCO	Using a Crystal[2]	25		54	MHz
			Over-driving Crystal Input Doubler Logic Enabled[3]	25		62.5	
			Over-driving Crystal Input Doubler Logic Disabled	50		125	
		Input CLK[4][5]	Differential Mode	0.0000005		1000	
			Single-ended Mode			250	
		GPIO	Used as Clock Input			150	
f_{SCLK}	Serial Port Clock SCLK (slave mode)	I^2C Operation		100		1200	kHz

1. V_{SS} = 0V, T_A = -40°C to 85°C.
2. For crystal characteristics, see Table 22.
3. Refer to Overdriving the XTAL Interface.
4. For information on the signals referenced by this abbreviation, see Table 3.
5. For proper device operation, the input frequency must be divided down to 150MHz or less (DPLL Phase Detector maximum frequency = 150MHz).

Table 22. Crystal Characteristics[1]

Parameter	Test Condition	Minimum	Typical	Maximum	Unit
Mode of Oscillation		Fundamental			
Frequency		25		54	MHz
Equivalent Series Resistance (ESR)	CL= 18pF, crystal frequency ≤ 40MHz			50	Ω
	CL= 18pF, crystal frequency > 40MHz			25	
	CL= 12pF			50	
Load Capacitance (CL)		8	12		pF
Crystal Drive Level			250		µW

1. V_{SS} = 0V, T_A = -40°C to 85°C

5. Functional Description

This section describes the operational modes and associated functional blocks of the RC32614A. In addition, there are several other areas of the document that describe specific functions or details that would overly burden this document. Table 23 shows related documents.

Table 23. Related Documentation

Document Title	Document Description
RC32614A Datasheet (This document)	Contains a functional overview of the device and hardware-design related details including pinouts, AC and DC specifications, and applications information related to power filtering and terminations.
RC32614A<dash code> Datasheet Addendum	Indicates custom programmed power-up / reset configurations of this specific “dash code” part number.
8A3xxxx Family Programming Guide (v5.3)	Contains detailed register descriptions and address maps for all members of the family of devices. Please ensure to use the version indicated here for this product. The functionality described in this datasheet assumes that the device is running the update revision referred to here or a later one. For individual updates to determine differences between update revisions, see Release Note documents. Note that the device may not ship from the factory with the indicated update revision included in the device. If this is the case, the indicated revision may need to be loaded from an external EEPROM or over the serial port at each device reset.

5.1 Basic Functional Blocks

5.1.1 Crystal Input (OSCI / OSCO)

The RC32614A requires a 25MHz to 54MHz crystal input on the OSCI/OSCO pins at all times. This input is used to drive the System APLL, which in turn is the source for all internal clocks. For more information, see Table 22 and Crystal Recommendation.

Alternatively, the crystal input can be overdriven by a crystal oscillator. For more information, see Overdriving the XTAL Interface.

5.1.2 Frequency Representation

The format for representing a frequency in the registers of the RC32614A is:

$$f = \frac{M}{N}$$ where M is a 48-bit integer and N is a16-bit integer

The $\frac{M}{N}$ notation allows non-integer frequencies to be precisely represented as fractions.

For example, the optical transport network (OTN) OTU2e rate:

$$f = 156,250,000 \times \frac{66}{64} \times \frac{255}{237} Hz$$

Then:

$$\frac{M}{N} = 156,250,000 \times \frac{66}{64} \times \frac{255}{237} Hz$$

$$\frac{M}{N} = (2^4 \times 5^{10}) \times \frac{2^1 \times 3^1 \times 11^1}{2^6} \times \frac{3^1 \times 5^1 \times 17^1}{3^1 \times 79^1} Hz$$ Express terms as the products of prime factors

$$\frac{M}{N} = \frac{3^1 \times 5^{11} \times 11^1 \times 17^1}{2^1 \times 79^1} Hz$$ Simplify

$$\frac{M}{N} = \frac{27,392,578,125}{158} Hz$$ Lowest terms

5.2 System APLL

The System APLL is managed with bit fields in the SYS_APLL module. See Module: SYS_APLL in the *8A3xxxx Family Programming Guide*.

The System APLL is shown in Figure 5. This consists of a simple analog PLL circuit that takes a reference crystal input and multiplies it up to a frequency in the 13.4-13.9GHz range. That high-speed signal is then used to drive the fractional output divider (FOD) circuits as described in FOD Multiplexing and Output Stages. This combination of the System APLL and the FOD logic results in excellent phase noise performance and a substantial amount of flexibility in frequency and phase for the RC32614A. See the SYS_APLL.SYS_APLL_CTRL bit field.

One user programming option involves selecting whether the crystal reference frequency is to be used directly or run through an internal frequency doubler circuit first. An additional user programming option is to select the feedback divider value from the set of integers between 108 and 556. Between these two settings, the user should select a System APLL operating frequency that is within the above-stated tuning range. See the SYS_APLL.SYS_APLL_CTRL bit field.



Figure 5. System Analog PLL Channel

During a device reset, the System APLL is configured by loading the appropriate control register fields from the internal one-time programmable (OTP) memory or an external serial EEPROM, whichever is enabled and has

valid contents. After the reset sequence has completed, the System APLL can be re-configured manually over the serial port at any time.

The System APLL is considered locked when the Loop Filter control voltage is within specified limits for the configuration selected. The RC32614A automatically calculates these limits based on other parameters specified in the device configuration. Specific user input to set locking limits is not required. A System APLL Loss-Of-Lock alarm is generated internally. This can be read from internal status registers and/or used to drive a GPIO status signal as described in GPIO Modes. See the STATUS.SYS_APLL_STATUS bit field.

5.3 Input Stage

The input stage is managed with bit fields in the INPUT_n modules where n ranges from 0 to 15. See Module: INPUT_0 in the *8A3xxxx Family Programming Guide*.

The RC32614A contains multiple input stages. An input stage can be configured as one differential or dual single-ended inputs. Some of the input stages can also be configured to support one differential plus one single-ended clock. For information on how to connect various input types to the RC32614A, see Table 24 and Recommendations for Unused Input and Output Pins. See the INPUT_0.IN_MODE bit field.

Table 24. Input Stage Setting

Input Protocol	Driver V_{DD} Level	Settings to Use		
		V_{DD_CLK} Voltage		
		3.3V	2.5V	1.8V
PECL	3.3V	Differential + NMOS		
PECL	2.5V	Differential + PMOS		
LVDS	N/A	Differential + NMOS		
HCSL	N/A	Differential + PMOS		
CML	3.3V	Differential + NMOS		
CML	2.5V	Differential + NMOS		
CML	1.8V	Differential + NMOS		
CMOS	3.3V	Single-ended		
CMOS	2.5V			
CMOS	1.8V			
Low-swing[1][2]	N/A	Single-ended + LVDS (Low swing)		

1. Single-ended inputs with a voltage swing of 100mV to 1000mV.
2. Input must be AC-coupled to source. DC bias is set internally by the device so external bias resistors are not needed between the AC-coupling capacitor and the device. AC-coupling capacitor must be placed close to the device.

When programmed as differential only, as shown in Figure 6, the internal signal will be referred to by the index number of the input pins (e.g., CLK0 is used to refer to the differential input pair CLK0/nCLK0). It is also necessary to select the appropriate mode, PMOS or NMOS so the input buffer will work best with the incoming signal's voltage swing. See the INPUT_0.IN_MODE bit field.



Figure 6. Input Stage Configured as Differential Only

The RC32614A supports input frequencies up to 1GHz for differential inputs. If the input reference clock frequency is higher than 150MHz, then it must be divided down to the internal frequency (less than or equal to 150MHz) used by the DPLL. An integer divider with a range between 2 to 65536 is provided to divide the signal down to less than or equal to 150MHz. For input reference clock frequencies less than 150MHz, the internal divider can be bypassed. See the INPUT_0.IN_MODE bit field.

The RC32614A has the option to lock to the rising or falling edge of the input clock signal by selecting the inverted input path to the divider.

When programmed as dual single-ended as shown in Figure 7, two independent inputs are provided to the RC32614A. The input clock originating from the positive input will be referred to by using the same index number (e.g., CLK0 is used to refer to the signal originating from CLK0). The signal originating from the negative input will be referred to by using the index + 8 (e.g., CLK8 is used to refer to the signal originating from nCLK0). Note that this numbering scheme remains the same on all 8A3xxxx family members, regardless of the number of actual input pins. This is to simplify software portability between family members. PMOS versus NMOS mode does not have any effect for single-ended inputs. See the INPUT_0.IN_MODE bit field.

The RC32614A supports input frequencies up to 250MHz for single-ended inputs. If the input reference clock frequency is higher than 150MHz, then it needs to be divided down to the internal frequency (less or equal to 150MHz) used by the DPLL with the dividers shown in each path. For input reference clock frequencies less than 150MHz, the internal divider can be bypassed. See the INPUT_0.IN_MODE bit field.

The RC32614A has the option to lock to the rising or falling edge of the input clock signal for either path independently. See the INPUT_0.IN_MODE bit field.



Figure 7. Input Stage Configured as Dual Single-Ended

When programmed as differential plus one single-ended as shown in Figure 8, two independent inputs are provided to the RC32614A. This mode can only be used with the GPIOs and input stages shown in the following table. See the INPUT_0.IN_MODE bit field.

Table 25. Input Stages Using GPIOs as Reference Clock Inputs

Differential Clock Input	Mapped to Internal Clock	GPIO Input	Mapped to Internal Clock
CLK0 / nCLK0	CLK[0]	N/A	CLK[8]
CLK1 / nCLK1	CLK[1]	N/A	CLK[9]
CLK2 / nCLK2	CLK[2]	N/A	CLK[10]
CLK3 / nCLK3	CLK[3]	N/A	CLK[11]
N/A	N/A	GPIO[0]	CLK[13]
N/A	N/A	GPIO[3]	CLK[15]
N/A	N/A	GPIO[9]	CLK[14]

Input stages not shown in this table can be used in the differential only mode or dual single-ended mode only. The differential input clock originating from the positive input will be referred to the same way as in differential only mode. The signal originating from the GPIO input will be referred to by using the index shown in the table. Note that this numbering scheme remains the same on all 8A3xxxx family members, regardless of the number of actual input pins. This is to simplify software portability between family members. PMOS versus NMOS mode does not have any effect for GPIO inputs. See the INPUT_0.IN_MODE bit field.

The RC32614A supports input frequencies up to 150MHz for GPIO inputs, so no division is necessary. If the input reference clock frequency from the differential input path is higher than 150MHz, then it needs to be divided down to the internal frequency (less or equal to 150MHz) used by the DPLL with the divider shown in its path. For input reference clock frequencies less than 150MHz, the internal divider may be bypassed. See the INPUT_0.IN_DIV bit field.

The RC32614A has the option to lock to the rising or falling edge of the input clock signal for either path individually. See the INPUT_0.IN_MODE bit field.



Figure 8. Input Stage Configured as Differential Plus Single Single-Ended

In addition to the above, there are a number of other configuration bits that can be used for the input stage.

- Unused inputs can be disabled. This allows a small amount of power saving and eliminates a source of on-die noise.
- Any input can be used either as a sync or frame pulse associated with an input clock (for more information, see Frame Pulse Operation and Sync Pulse Operation).
- The frequency of each input needs to be known by the RC32614A and so must be programmed in the registers for each active input stage. See the INPUT_0.IN_FREQ bit field.

5.4 Reference Monitoring

The reference monitors are managed with bit fields in the REF_MON_n and GPIO_n modules where n ranges from 0 to 15 and the STATUS and ALERT_CFG modules. See Module: REF_MON_0, Module: GPIO_0, Module: STATUS and Module: ALERT_CFG in the *8A3xxxx Family Programming Guide*.

The quality of all input clocks is always monitored for:

- LOS (loss of signal)
- Activity
- Frequency

All input clocks are monitored all the time, including the active reference to ensure that it is still a valid reference. If any monitor detects a failure of the input clock, it will generate an internal alarm. An input clock with an alarm condition is not used for synchronization unless configured to allow it to be considered qualified in spite of the alarm.

For information on how these internal alarms can be signaled and monitored by outside resources, see Alarm Output Operation.

5.4.1 Loss of Signal (LOS) Monitoring

Each input clock is monitored for loss of signal (LOS). The LOS reference monitor supports normal clock operation and gapped clock operation. In normal operation, the user can specify whether the alarm condition should be tight to the expected clock period or loose. Tight monitoring will give minimum response time for loss of the input clock, but may result in false alarms due to normal clock jitter or wander. The loose threshold will take longer to detect an alarm condition but is unlikely to give false alarms. For clocks greater than 500kHz, both loose and tight specifications check for the clock edge being outside ±20nsec of the expected position to declare an alarm. For clocks less than or equal to 500kHz, loose threshold is set at ±25% of the nominal edge position and tight is set to ±1%. See the REF_MON_0.IN_MON_LOS_TOLERANCE, REF_MON_0.IN_MON_LOS_CFG bit fields.

In gapped clock operation, LOS is declared if the clock reference misses consecutive clock cycles. It is cleared once an active clock edge is detected. The number of consecutive clocks that are missed to declare LOS is programmable according to Table 26. A setting of 01 is equivalent to a normal clock monitor. See the REF_MON_0.IN_MON_LOS_CFG bit field.

Table 26. Gapped Clock LOS Settings

LOS_GAP[2:1]	Number of Consecutive Clocks Missed to Declare LOS
00	Gapped Clock Monitoring Disabled (Default)
01	1
10	2
11	5

There is a status register for LOS. LOS failure alarm will be set as described above. What actions are taken in the event of an alarm can be configured via registers. The LOS failure can cause a specific alarm on a GPIO and/or be used as one input to an Alert (aggregated alarm) output via GPIO if so configured. See the REF_MON_0.IN_MON_CFG, STATUS.IN0_MON_STATUS, ALERT_CFG.IN1_0_MON_ALERT_MASK, GPIO_0.GPIO_LOS_INDICATOR, and GPIO_0.GPIO_CTRL bit fields.

5.4.2 Activity

All input reference clocks higher than 1kHz can be monitored for activity. Activity monitoring can quickly determine if a clock is within the frequency limits shown in Table 27. The method used by this monitor is not as precise as the Frequency Offset Monitor, but results are available much more quickly. See the REF_MON_0.IN_MON_ACT_CFG bit field.

Table 27. Activity Limit

ACT_LIM[2:0]	Range
000	±1000ppm
001	±260ppm
010	±130ppm
011	±83ppm
100	±65ppm
101	±52ppm
110	±18ppm
111	±12ppm

An activity failure alarm will be set if the input frequency has drifted outside the range set by the programmable range for longer than the period programmed for the activity disqualification timer. What actions are taken in the event of an alarm can be configured via registers. The Activity alarm can be used as one input to an Alert (aggregated alarm) output via GPIO if so configured. See the STATUS.IN0_MON_STATUS, REF_MON_0.IN_MON_CFG, ALERT_CFG.IN1_0_MON_ALERT_MASK and GPIO_0.GPIO_CTRL bit fields.

5.4.3 Timer

There is a timer associated with the activity qualification and disqualification of each input reference.

After an activity or LOS alarm is detected, then the timer starts. If the Activity or LOS alarm remains active for the full duration of the timer, then the reference disqualification alarm will be set to high. Register bits can be used to configure whether or not either the alarm is allowed to affect the disqualification decision or not. The disqualification timer can be selected according to Table 28. See the STATUS.IN0_MON_STATUS, REF_MON_0.IN_MON_ACT_CFG, and ALERT_CFG.IN1_0_MON_ALERT_MASK bit fields

Table 28. Disqualification Timer

DSQUAL_TIMER[4:3]	Description
00	2.5s (default)
01	1.25ms
10	25ms
11	50ms

After a reference is disqualified, once it returns (all alarms now clear), then a qualification timer is started. If the alarms remain cleared for the full duration selected, then the input is qualified for use again. Qualification timer settings are shown in Table 29. See the REF_MON_0.IN_MON_ACT_CFG bit field.

Table 29. Qualification Timer

QUAL_TIMER[6:5]	Description
00	4 times the Disqualification timer
01	2 times the Disqualification timer
10	8 times the Disqualification timer
11	16 times the Disqualification timer

5.4.4 Frequency Offset Monitoring

Each input reference is monitored for frequency offset failures. The device measures the input frequency and an alarm is raised if the input frequency exceeds the rejection range limit set as per Table 30. To avoid having the alarm toggling in case an input clock frequency is on the edge of the frequency range, a separate, narrower acceptance range must be met before the alarm will clear. The acceptance ranges are also listed in Table 10. See the REF_MON_0.IN_MON_CFG, REF_MON_0.IN_MON_FREQ_CFG, STATUS.IN0_MON_STATUS, ALERT_CFG.IN1_0_MON_ALERT_MASK and GPIO_0.GPIO_CTRL bit fields.

Table 30. Frequency Offset Limits

FREQ_OFFS_LIM[2:0]	Acceptance Range	Rejection Range	Description
000	±9.2 ppm	±12 ppm	Stratum 3, Stratum 3E, G.8262 option 2
001	±13.8 ppm	±18 ppm	
010	±24.6 ppm	±32 ppm	
011	±36.6 ppm	±47.5 ppm	
100	±40 ppm	±52 ppm	SONET Minimum clock. G.813 option 2
101	±52 ppm	±67.5 ppm	
110	±64 ppm	±83 ppm	
111	±100 ppm	±130 ppm	

5.5 Advanced Input Clock Qualification

In addition to the Input Clock Selection and Qualification functions mentioned earlier, the following modes are also available.

5.5.1 Input Clock Qualification

For each DPLL the following conditions must be met for the input clock to be valid; otherwise, it is invalid:

- No reference monitor alarms are asserted for that input clock (unless register settings allow the alarms not to affect the decision)
- GPIO used to disqualify that input reference clock is not asserted

5.5.2 Clock Reference Disqualifier through GPIO

GPIO pins can be used to disqualify any input reference clock. If a GPIO is programmed to disqualify a particular input clock, then if that pin is asserted, the corresponding input reference clock will not be available for the DPLL to lock to. For example, a GPIO can be configured as an input to the RC32614A and connected to a loss of signal (LOS) output coming from a PHY device that is providing a recovered clock to one of the DPLLs. If the LOS from the PHY is active, then the DPLL will disqualify that input clock and it will not be available to be locked to. If the disqualified input was the active input for the DPLL, then a switchover process will be triggered if any other valid inputs are available. For more information, see the GPIO_0.GPIO_CTRL, GPIO_0.GPIO_REF_INPUT_DSQ_0,

GPIO_0.GPIO_REF_INPUT_DSQ_1, GPIO_0.GPIO_REF_INPUT_DSQ_2, and GPIO_0.GPIO_REF_INPUT_DSQ_3 bit fields.

5.6 Frame Pulse Operation

Frame pulses are managed with bit fields in the INPUT_n, DPLL_m, OUTPUT_p, and DPLL_CTRL_m modules where: n ranges from 0 to 15; m ranges from 0 to 7; and p ranges from 0 to 11. See Module: INPUT_0, Module: OUTPUT_0, and Module: DPLL_0 in the *8A3xxxx Family Programming Guide*.

In frame pulse operation, two clock signals are working together to signal alignment to a remote receiver. A higher frequency clock is providing a phase aligned reference. A second clock signal (frame signal) is running at a lower, but integer-related rate to the higher frequency clock. The active edge of the frame pulse indicates that the next rising edge of the associated higher frequency clock is to be used as an alignment edge. The RC32614A supports either rising or falling edges on a frame pulse. The frame signal is usually implemented as a pulse rather than a square wave clock. See the INPUT_0.IN_SYNC, DPLL_0.DPLL_CTRL_2, and DPLL_CTRL_0.DPLL_FRAME_PULSE_SYNC bit fields.

Any input clock and any output clock can be used as frame signal input and output respectively. This is accomplished by configuring the appropriate bits in control registers. A PPeS (pulse per even second), 1PPS, 5PPS, 10PPS, 50Hz, 100Hz, 1kHz, 2kHz, 4 kHz, or 8kHz frame input signal can be used with an associated input clock to align a frame output signal and align associated output and frame clock. The frame pulse does not require any specific duty cycle but should have a pulse width of at least 10nsec.

The maximum frequency for the associated input clock is 150MHz, and it can be associated with any supported frame pulse frequency for the frame signal input as long as the integer frequency relationship is maintained. The frame output frequencies are independent of the frame input frequencies; however, the output associated clock and output frame signal must have an integer relationship in order to be aligned.

The frame pulse and clock output coming out of the same DPLL are aligned with the first rising edge of the input clock which follows the input frame pulse used by the same DPLL. The RC32614A allows several different pulse widths to be selected (see Table 35). See the OUTPUT_0.OUT_CTRL_1, OUTPUT_0.OUT_DUTY_CYCLE_HIGH, OUTPUT_0.OUT_DIV, and DPLL_CTRL_0.DPLL_MASTER_DIV bit fields.

When the frame input signal is enabled to synchronize the frame output signal, the output will be adjusted to align itself with the DPLLs selected input clock (associated with the input frame signal) within the input-output alignment limits indicated in AC Electrical Characteristics.

By default, the rising edge of the frame input signal identifies the rising edge of the DPLL's selected input clock. The falling edge of the frame input signal can be used to identify the rising edge of the DPLL's selected input clock by setting the frame pulse configuration register.

An example of the frame pulse operation is provided in Figure 9.



Figure 9. Frame Pulse Operation

In Figure 9, CLKx is the associated input clock and CLKy is the frame pulse, and they are both input to DPLLn. Qx is the output clock that is locked to CLKx, and Qy is the output frame pulse output of DPLLn.

Sync pulses are managed with bit fields in the INPUT_n, DPLL_m, OUTPUT_p, and DPLL_CTRL_m modules where: n ranges from 0 to 15; m ranges from 0 to 7; and p ranges from 0 to 11. See Module: INPUT_0, Module: OUTPUT_0, and Module: DPLL_0 in the *8A3xxxx Family Programming Guide*.

5.7 Sync Pulse Operation

A sync pulse scenario occurs similarly to a frame pulse scenario, except that it is the rising edge of the sync signal that is used as the alignment edge rather than an edge of the associated clock.

Any input clock and any output clock can be used as sync signal input and output respectively, which is done by configuring the appropriate bits in control registers. A PPeS, 1PPS, 5PPS, 10PPS, 50Hz, 100Hz, 1kHz, 2kHz, 4kHz, or 8kHz sync input signal can be used with an associated input clock to align a sync output signal and output clocks. The sync pulse does not require any specific duty cycle but should have a pulse width of at least 10nsec. See the INPUT_0.IN_SYNC and DPLL_0.DPLL_CTRL_2 bit fields.

The maximum frequency for the associated input clock is 1GHz, and it can be associated with any supported frequency for the sync signal input as long as it is an integer multiple of the sync signal frequency. The sync output frequencies should be an integer relationship of the sync input frequencies.

By default, the sync pulse and clocks output coming out of the same DPLL are aligned with the first rising edge of the sync pulse used by the same DPLL. The falling edge of the sync input signal can be used by setting the frame pulse configuration register.

An example of the sync pulse operation is provided in Figure 10. See the OUTPUT_0.OUT_CTRL_1, OUTPUT_0.OUT_DUTY_CYCLE_HIGH, OUTPUT_0.OUT_DIV, and DPLL_CTRL_0.DPLL_MASTER_DIV bit fields.



Figure 10. Sync Pulse Operation

In the figure, CLKx is the associated input clock and CLKy is the sync pulse, and they are both input to DPLLn. Qx is the output clock that is locked to CLKx, and Qy is the output sync pulse output of DPLLn.

5.8 Digital Phase Locked Loop (DPLL)

DPLLs 0 to 7 are managed with bit fields in the DPLL_n and DPLL_CTRL_n modules where: n ranges from 0 to 7. The System DPLL is managed with bit fields in the SYS_DPLL and SYS_DPLL_CTRL modules. See Module: DPLL_0, Module: DPLL_CTRL_0, Module: SYS_DPLL, and Module: SYS_DPLL_CTRL in the *8A3xxxx Family Programming Guide*.

DPLLs 0 to 7 are exactly the same; the System DPLL shares the same functional block diagram as the other DPLLs but it is not connected directly to an output stage. One channel of the DPLL is shown in Figure 11.



Figure 11. DPLL Channel

The DPLL operating mode operation can be set to automatic, forced locked, forced free-run, and forced holdover. The operating mode can be controlled by setting the appropriated bits in the DPLL mode register. When the DPLL is set to automatic then an internal state machine will control the states automatically. The automatic state machine is displayed in Figure 12. See the DPLL_0.DPLL_MODE and DPLL_0.DPLL_CTRL_0 bit fields.



Figure 12. DPLL Automatic State Machine

In Figure 12, the changes of state are based on the following:

1. Reset, the device enters Free-run state.
2. Once an input clock is qualified and it is selected: enter the LockAcq state.

3. If the DPLL selected input clock is disqualified AND no qualified input clock is available: go back to Free-run State.
4. DPLL switches to another qualified clock: remain in LockAcq state.
5. The DPLL locks to the selected input clock: enter Locked state.
6. The DPLL selected input clock is disqualified AND No qualified input clock is available: enter Holdover state.
7. A qualified input clock is now available: enter LockRec state.
8. If the DPLL selected input clock is disqualified AND no qualified input clock is available: go back to Holdover state.
9. The DPLL switches to another qualified clock: enter LockRec state.
10. The DPLL locks to the selected input clock: go to Locked state.
11. The DPLL switches to another qualified clock: remain in LockRec state

In items 4, 9, and 11, the DPLL switches to another qualified clock due to the selected input clock being disqualified, or the device is set to revertive mode and a qualified input clock with a higher priority becomes valid, or the device is set to Forced selection to another input clock.

5.8.1 Free-run Mode

In Free-run mode, the DPLL synthesizes clocks based on the system clock (crystal oscillator) and has no influence from a current or a previous input clock. See the DPLL_0.DPLL_MODE and SYS_DPLL.SYS_DPLL_MODE bit fields.

Combo mode can be used with Free-run mode. In this case, the input clock of the combo master affects the combo slave's Free-run frequency. For more information, see Combo Mode.

5.8.2 Locked Mode

In Locked mode, the DPLL is synchronized to an input clock. The frequency and phase of the output clock track the DPLL selected input clock. The bandwidth (BW) and damping factor are programmable and are used by the DPLL when locked to an input reference. The following table includes some common bandwidth settings and their associated applications. See the bit fields in the DPLL_CTRL_0 and DPLL_SYS_DPLL_CTRL modules.

Table 31. DPLL Bandwidth

DPLL Bandwidth	Description
1mHz	GR-1244 Stratum 2/3E, BW ≤ 1mHz G.812 Type II/III, BW ≤ 1mHz
3mHz	G.812 Type I (SSU-A), BW ≤ 3mHz
20mHz	Renesas recommended for locking to 1Hz/1PPS
65mHz	G.8273.2, 0.05 < BW ≤ 0.1Hz
100mHz	GR-253 Stratum 3/SMC, BW ≤ 0.1Hz G.812 Type IV, G.813 SEC2 G.8262 EEC2, BW ≤ 0.1Hz G.8273.2, 0.05 < BW ≤ 0.1Hz
1.1Hz	G.813 SEC1, G.8262 EEC1, 1 ≤ BW ≤ 10Hz G.8262.1 eEEC, 1 < BW ≤ 3Hz
3Hz	GR-1244 Stratum 3, BW < 3Hz G.8262.1 eEEC, 1 < BW ≤ 3Hz
10Hz	G.813 SEC1, G.8262 EEC1, 1 < BW ≤ 10Hz
25Hz	Jitter attenuators and Clock generators (General)
100Hz	G.8251 (OTN 1G)

Table 31. DPLL Bandwidth (Cont.)

DPLL Bandwidth	Description
300Hz	G.8251 (OTN)
1kHz	Jitter attenuators and Clock generators (100G)
10kHz	Jitter attenuators and Clock generators (10G)
12kHz	Jitter attenuators and Clock generators (1G/SONET/SDH)

5.8.3 Holdover Mode

If all the input clocks for a particular DPLL become invalid, then the DPLL will enter the holdover state. See the DPLL_0.DPLL_MODE, DPLL_0.DPLL_HO_ADVCD_HISTORY, DPLL_0.DPLL_HO_ADVCD_BW, and DPLL_0.DPLL_HO_CFG bit fields.

In holdover mode, the DPLL uses stored frequency data acquired in Locked mode to control its output clocks. There are several programmable modes for the frequency offset acquisition method; it can use the frequency offset just before it entered holdover state (simple holdover), or a previously stored post-filtered frequency offset (advanced holdover).

For the advanced holdover mode, the holdover value can be post filtered and is stored in two registers at a programmable rate while the DPLL is in locked state. When the DPLL enters the advanced holdover mode, the oldest register value is restored into the integrator inside the DPLL. The rate at which the holdover registers are updated is programmable between 0s and 63s in steps of 1s.

Note: To establish an accurate holdover value for the advanced holdover mode, a stable estimate of the average input reference frequency is necessary before entering holdover. Therefore, the DPLL must have been in the locked state for a period that is based on the holdover settings (e.g., the lower the bandwidth setting for the holdover filter, the longer it takes to acquire the accurate holdover value).

The DPLL can also be forced into the holdover mode. If the forced holdover mode is used, then the DPLL will stay in holdover even if there are valid references available for the DPLL to lock to.

5.8.4 Manual Holdover Mode

In Manual Holdover mode, the DPLL state machine is forced into the Holdover state but the frequency offset is set by the DPLL manual holdover value register bits under user control. See the DPLL_0.DPLL_MODE, DPLL_0.DPLL_HO_CFG, and DPLL_CTRL_0.DPLL_MANUAL_HOLDOVER_VALUE bit fields.

5.8.5 External Feedback

The RC32614A supports the use of an external feedback path, where one of the channel's output clocks is externally connected to one of the reference clock inputs as shown in Figure 13. External feedback automatically maintains tight alignment of the output phase with the reference input phase. This alignment is done by dynamically compensating for changes in PCB trace delay and external buffer propagation delay caused by changes in temperature and voltage. Use of the external feedback path is referred to as a zero delay phase locked loop (ZDPLL), where output frequencies are different to the reference clock input, or a zero delay buffer (ZDB), where all output frequencies are the same as the reference clock input.



Figure 13. External Feedback

For both ZDPLL and ZDB, the frequency of the external feedback clock must be the same as the reference clock input. For this reason, all of the reference clock inputs must be the same frequency when using automatic reference switching. Otherwise, the external feedback clock must be reconfigured to match the new input reference clock frequency prior to manually switching to the new reference. See the DPLL_0.DPLL_CTRL_2 and INPUT_0.IN_MODE bit fields.

5.9 DPLL Input Clock Qualification and Selection

Any Digital PLL (DPLL) can use any of the inputs as its reference. Several options exist to control how the DPLLs select which input to use at any moment in time. Whether a particular input is qualified for use at any time is based on the reference monitors. DPLLs can be set in any of the modes shown in Table 32. There is an independent reference selection process for each DPLL. See the DPLL_0.DPLL_REF_MODE bit field.

Table 32. DPLL Reference Mode

MODE[3:0]	Description
0000	Automatic input clock selection
0001	Manual input clock selection
0010	GPIO
0011	Slave
0100	GPIO_Slave
0101-1111	Reserved

5.9.1 Automatic Input Clock Selection

If automatic input clock selection is used then the input clock selection is determined by the input clock being valid, the priority of each input clock, and the input clock configuration.

Each input can be enabled or disabled by setting register bits. If the input is enabled and reference monitors declare that input valid, then that input is qualified to be used by the DPLL. Within all the qualified inputs, the one with the highest priority is selected by the DPLL. The input clock priority is set by setting the appropriate register bits. If a user wanted to designate several inputs as having the same priority, then an additional table allows several outputs to be placed in a group of equal priority. See the DPLL_0.DPLL_REF_MODE and DPLL_0.DPLL_REF_PRIORITY_0 bit fields.

5.9.2 Manual Input Clock Selection via Register or GPIO

If manual input clock selection is chosen then the DPLL will lock to the input clock indicated by register bits or by selected GPIO pins. The results of input reference monitoring do not affect the clock selection in manual selection mode. If the DPLL is locked to an input clock that becomes invalid, then the DPLL will go into holdover mode even in the case where there are other input clocks that are valid. See the DPLL_0.DPLL_REF_MODE, DPLL_CTRL_0.DPLL_MANU_REF_CFG, GPIO_0.GPIO_MAN_CLK_SEL_0, GPIO_0.GPIO_MAN_CLK_SEL_1, and GPIO_0.GPIO_MAN_CLK_SEL_2 bit fields.

5.9.3 Slave or GPIO Slave Selection

This mode of clock selection is used when the RC32614A is acting as an inactive, redundant clock source to another timing device. The other device is the master and this device is the slave. When Slave mode is selected via registers, a specific input (from the master timing device) is also indicated. That input and only that input is used in this mode. GPIO Slave mode involves the same configuration settings as if the part were a master, but a GPIO input is used to tell this device that it is now the slave and to switch to and monitor the designated input only. See the DPLL_0.DPLL_REF_MODE, DPLL_0.DPLL_SLAVE_REF_CFG, GPIO_0.GPIO_CTRL, and GPIO_0.GPIO_SLAVE bit fields.

5.10 DPLL Switchover Management

Reference switching for DPLLs 0 to 7 is managed with bit fields in the DPLL_n and DPLL_CTRL_n modules where: n ranges from 0 to 7. Reference switching for the System DPLL is managed with bit fields in the SYS_DPLL module. See Module: DPLL_0, Module: DPLL_CTRL_0 and Module: SYS_DPLL in the *8A3xxxx Family Programming Guide*.

5.10.1 Revertive and Non-Revertive Switching

All DPLLs support revertive and non-revertive switching, with the default being non-revertive. During the reference selection process, a DPLL selects the valid reference with the highest priority then the DPLL locks to that input clock. In the case of non-revertive switching, the DPLL only switches to another, higher priority reference if the current reference becomes invalid. Non-revertive switching minimizes the amount of reference switches and therefore is the recommended mode. See the DPLL_0.DPLL_CTRL_0 bit field.

If revertive switching is enabled and a higher priority clock becomes valid, then the DPLL will switch to that higher priority input clock unless that clock is designated as part of the same group (i.e., should be considered of equal priority). See the DPLL_0.DPLL_REF_PRIORITY_0 bit field.

5.10.2 Hitless Reference Switching

All RC32614A DPLLs support Hitless Reference Switching (HS). HS is intended to minimize the phase changes on DPLL output clocks when switching between input references that are not phase aligned, and when exiting the holdover state to lock to an input reference. HS is enabled or disabled through register settings.

If enabled for a DPLL, HS is triggered if either of the following conditions occurs:

- DPLL is locked to an input reference and switches to a different input reference
- DPLL exits the Holdover state and locks to an input reference

When a DPLL executes a hitless reference switch, it enters a temporary Holdover state (without asserting a holdover alarm), it then measures the initial phase offset between the selected input reference and the DPLL feedback clock. The DPLL uses the measured initial phase offset as the zero point for its phase detector so that it does not align its output with the selected input reference, thereby minimizing the resulting phase transient. The DPLL will track its selected input reference and will maintain the initial phase offset.

Similarly, when a DPLL exits the Holdover state and locks to an input reference it first measures the initial phase offset between the selected input reference and the DPLL feedback clock. The DPLL uses the initial phase offset as the zero point for its phase detector so that it does not align its output with the selected input reference, thereby

minimizing the resulting phase transient. The DPLL will track its selected input reference and will maintain the initial phase offset.

There are other cases where hitless reference switching can be used in synchronization applications with physical and/or packet clocks. For information on such applications, please contact Renesas.

Two types of hitless reference switching are supported:

- HS Type 1 - Compliant with ITU-T reference switching requirements. The output phase change due to reference switching is influenced by the frequency of the newly selected reference, see Table 10.
- HS Type 2 - Compliant with ITU-T reference switching requirements. The output phase change due to reference switching is not influenced by the frequency of the newly selected reference, see Table 10.

When a DPLL executes a hitless reference switch using HS Type 2, the outputs of any Satellite Channels associated with that DPLL will exhibit small (several ps) random phase changes relative to the outputs of the DPLL. These phase changes will accumulate with each hitless reference switching event.

HS is designed to compensate for phase differences between the DPLL feedback clock and the selected input reference. When a hitless reference switch is executed, if the fractional frequency offset of the selected input reference is different from that of the DPLL, then the output clocks will experience a transient as the DPLL pulls-in to the input reference.

5.10.3 Phase Slope Limiting

Phase Slope Limiting (PSL) can be enabled and independently programmed for each of the DPLLs. PSL is particularly useful in the initial locking to an input or during switchover between clock inputs. If PSL is enabled then the rate of change of phase of the output clock is limited by the DPLL. The PSL settings for the device are very flexible, allowing any slope from 1ns/s to 65.536ms/s with a granularity of 1ns/s, including the values needed to meet Telecom standards as displayed in Table 33. See the DPLL_CTRL_0.DPLL_PSL bit field.

Table 33. Some Key DPLL Phase-Slope Limits Supported

DPLL PSL	Description
Unlimited	Limited by DPLL loop bandwidth setting
61 μs/s	Telcordia GR-1244 ST3
7.5 μs/s	G.8262 EEC option 1, G.813 SEC option 1
885 ns/s	Telcordia GR-1244 ST2, ST3E, and ST3 (objective)

5.10.4 DPLL Frequency Offset Limit Setting

Each DPLL has an independent setting to limit its maximum frequency range. This setting is used in conjunction with the advanced reference monitoring to provide pull-in / hold-in limit enforcement as required in many telecom standards. It will also limit the frequency deviation during locking, during holdover, and while performing switchovers. This limit must be set wide enough to cover the expected frequency range of the input when locking. See the DPLL_0.DPLL_MAX_FREQ_OFFSET bit field.

5.11 DPLL Fast Lock Operation

DPLL fast lock operation is managed with bit fields in the DPLL_n modules where: n ranges from 0 to 7. See Module: DPLL_0 in the *8A3xxxx Family Programming Guide*.

Each DPLL supports a Fast Lock function. There are four options the user can choose from to perform the fast lock:

- Frequency Snap
- Phase Snap

- Open-loop phase pull-in (mutually exclusive with Phase Snap)
- Wide Acquisition Bandwidth

Any of the options can be independently enabled or disabled, and selected to be applied when the DPLL is in either the LOCKACQ state or the LOCKREC state. Although the options are mutually exclusive, the order of precedence is as listed (with frequency snap being the highest). See the DPLL_0.DPLL_FASTLOCK_CFG_0 bit field.

The frequency and phase snap options are recommended for locking to mid-kHz-range input clocks or lower. For frequency snap, the RC32614A will measure the input clock from the current DPLL operating frequency, determine an approximate frequency offset, and digitally write that directly to the steerable FOD block, causing the output frequency to snap directly to the correct output frequency. The frequency snap can be optionally limited using a Frequency Slope Limit (FSL). For the phase snap and the open loop phase pull-in options, the measurement is used to determine the phase offset. With phase snap, the phase is snapped to the correct value; with open loop pull-in, the DPLL's PFD and LPF are temporarily isolated to allow for an unfiltered phase pull-in to the correct value. The combination of these methods will achieve lock very quickly, but there may be severe disruptions on the output clock while locking occurs; mainly due to the frequency/phase snaps. See the DPLL_0.DPLL_MAX_FREQ_OFFSET and DPLL_0.DPLL_FASTLOCK_FSL bit fields.

The wide acquisition bandwidth option uses the DPLL in a normal operating mode, but with temporary relaxation of items like DPLL loop bandwidth, phase slope limits (PSL), or damping factor until lock is achieved. At that point, the normal DPLL limits are resumed. The user can control what limits are to be applied. In addition, for LOCKACQ state only, the DPLL's bandwidth may be temporarily opened to its maximum for a short duration of time (in ms), with the temporary phase slope limit still being applied. This pre-acquisition option is applied before the wide acquisition bandwidth option. These methods are recommended for higher frequency signals since it results in fewer perturbations on the output clock. It also allows the user to trade-off the level of changes on the clock during the locking process versus the speed of locking. See the DPLL_0.DPLL_FASTLOCK_CFG_1, DPLL_0.DPLL_FASTLOCK_PSL, and DPLL_0.DPLL_FASTLOCK_BW bit fields.

5.12 Steerable Fractional Output Divider (FOD)

The RC32614A has multiple Steerable Fractional Divider blocks as shown in Figure 14. Each block receives a high-frequency, low-jitter clock from the System APLL. It then divides that by a fixed-point (non-integer) divide ratio to produce a low-jitter output clock that is passed to the output stage(s) for further division and/or adjustment and also to the DPLL feedback dividers. The FOD output will be in the frequency range of 500MHz to 1GHz, and is independent of the output frequencies from any other FOD and from the System APLL.



Figure 14. Steerable Fractional Output Divider Block

The output frequency is determined by dividing the System APLL frequency (f_{APLL}) by the Fractional Divider. Since f_{APLL} is between 13.4GHz and 13.9GHz and the FOD output (f_{FOD}) is between 500MHz and 1GHz, there is a limited range of valid FOD divide ratios (from 13.4 to 27.8). The Fractional Divider involves two unsigned integer

values, representing the integer (INT) and fraction (FRAC) portion of the divide ratio. The fraction portion is an integer representing the 43-bit numerator of a fraction, where the denominator of that fraction is fixed at 243. Renesas' Timing Commander Software can be used to determine if a particular output frequency can be represented accurately, and if not, the magnitude of the inaccuracy. If additional information is required, please contact Renesas directly.

The equation for the FOD output frequency is as follows:

$$f_{FOD} = \frac{f_{APLL}}{\left(INT + \frac{FRAC}{2^{43}}\right)}$$

Note: Fractions that approach 0, 1, or 1/2 can result in increased phase noise on the output signal due to integer-boundary spurs. It is recommended that System APLL frequency and FOD divider settings be coordinated to avoid such fractions.

Fine adjustments in the phase of the FOD output may also be made. A phase adjustment is performed by increasing or decreasing the frequency of operation of the FOD for a period of time. This results in the clock edges of the FOD output clock being advanced (increased FOD output frequency will move edges to the left as seen on an oscilloscope relative to some fixed reference point) or delayed (decreased FOD output frequency moves edges to the right) by some amount. The user writes a signed integer value to the fine adjust register of the FOD over the serial port. This value represents the number of picoseconds the clock edges are to be advanced (negative value) or delayed (positive value). The user can also specify a rate of phase change as Fast, Medium, or Slow. A Fast setting will apply a larger frequency change for a shorter period of time, whereas a Slow setting will apply a smaller frequency change for a longer period. Medium will choose an intermediate frequency and duration. This setting is used to accommodate devices on the output clocks that may not be able to track a fast phase change. Any number of phase changes may be applied, so the range of phase change is effectively infinite.

Note that this method of fine phase adjustment should only be used when the FOD is operating in an open-loop manner. If the FOD is being used as part of a closed-loop control, where the output phase is observed and used to track a reference input, the feedback loop may act to remove the phase adjustment. If the FOD is part of a closed-loop operation, then it is recommended that phase or frequency adjustment be performed via the Digital Phase Locked Loop (DPLL) logic.

5.13 FOD Multiplexing and Output Stages

FOD Multiplexing and the Output Stages are managed with bit fields in the OUT_DIV_MUX and OUTPUT_DIV_MUX modules. See Module: OUT_DIV_MUX and Module: OUTPUT_0 in the *8A3xxxx Family Programming Guide*.

The RC32614A has multiple output stages that are associated with the FODs and output pins as shown in the following table. See the OUT_DIV_MUX.OUT_DIV8_MUX and OUT_DIV_MUX.OUT_DIV11_MUX bit fields.

Table 34. FOD to Output Stage to Output Pin Mappings

Output Pins	FODs that can Drive this Stage
Q0 / nQ0	FOD_0
Q1 / nQ1	FOD_0, FOD_1
Q2 / nQ2	FOD_1, FOD_5
Q3 / nQ3	FOD_0, FOD_1, FOD_2, FOD_3, FOD_5
Q4 / nQ4	FOD_0, FOD_1, FOD_2, FOD_3, FOD_5
Q5 / nQ5	FOD_0, FOD_1, FOD_2, FOD_3, FOD_5
Q6 / nQ6	FOD_2, FOD_3, FOD_7
Q7 / nQ7	FOD_3, FOD_7

Table 34. FOD to Output Stage to Output Pin Mappings (Cont.)

Output Pins	FODs that can Drive this Stage
Q8 / nQ8	FOD_5
Q9 / nQ9	FOD_0, FOD_1, FOD_2, FOD_3, FOD_5
Qy / nQy[1] via IOD_10	FOD_0, FOD_1, FOD_2, FOD_3, FOD_5

1. Qy denotes: Q10A, Q10B, Q10C, or Q10D.

The single output stages are shown in Figure 15 and the dual output stages are shown in Figure 16.



Figure 15. Single Output Stage

Other than having two copies of each functional block fed from the same FOD, both single and dual output stages behave the same. Similarly, the two paths within the dual output stages behave the same as each other. Descriptions of each functional block are provided in the following sub-sections.



Figure 16. Dual Output Stage

5.13.1 Integer Output Divider

The integer output divider takes a clock signal from the FOD stage ranging from 500MHz to 1GHz and divides it by a 32-bit integer value. This results in output frequencies that range from 1GHz down to less than 0.5Hz, depending on the frequency coming from the FOD. For information on which FOD can be used with which output stage / output pins, see Table 34. See the OUTPUT_0.OUT_DIV bit field.

5.13.2 Output Duty Cycle Adjustment

The RC32614A also has a number of options for generating pulses with different duty cycles. While these are intended primarily for frame pulses or sync pulses, duty cycle adjustment options remain accessible in all modes of operation.

As described in the previous section, each output is a divided down clock from the FOD. By default, this resulting clock will be a 50/50 duty cycle clock. If a pulse, such as a frame or sync pulse, is to be derived from the resulting clock, then the high pulse width can be programmed by a 32-bit integer value, representing the number of FOD clock cycles in the high period. This value must be less than the integer output divider value. Several examples are shown in Table 35. See the OUTPUT_0.OUT_DUTY_CYCLE_HIGH and OUTPUT_0.OUT_CTRL_1 bit fields.

Table 35. Output Duty Cycle Examples

FOD_n Frequency	Integer Output Divider Register Value OUT_DIV[31:0]	Output Frequency	Output Duty Cycle High Register Value[1] OUT_DUTY_CYCLE_HIGH[31:0]	Resulting Pulse width
500MHz	2	250MHz	0	2ns (50% / 50%)[2]
	500,000,000	1Hz (1PPS)	500	1µs[3]
655.36MHz	80	8.192MHz	0	61.035ns (50% / 50%)
	81920	8kHz	80	122ns (1UI[4])

1. Pulses are always created by this logic as high-going pulses. If a low-going pulse is desired, the nQx output pin can be used with the inverter option selected.
2. For precision of duty cycle achieved, see Table 10.
3. This represents the high period of a pulse.
4. The UI method of specifying a pulse width is often used for generation of a frame pulse. A frame pulse is always associated with another regular clock, so UI = Unit Interval of the clock output associated with the frame pulse. In this example, the associated clock is the 8.192MHz clock.

5.13.3 Output Coarse Phase Adjustment

The RC32614A supports two methods for adjustment of the phase of an output clock. Fine phase adjustment can be performed in the Digital Phase Locked Loop (DPLL) block, so it can only be adjusted per-channel. In addition, coarse phase adjustment can be performed in the Output Stage and so can be performed on a per-output basis. Coarse adjust will move an output edge in units of the period of the FOD clock (T_{FOD}). Subject to the following rules, an infinite adjustment range is possible and the clock edge can be either advanced or delayed. Note that if an output phase adjustment is needed for a signal that does not meet these rules, fine phase adjustment should be used. See the OUTPUT_0.OUT_CTRL_1 and OUTPUT_0.OUT_PHASE_ADJ bit fields.

Rules for application of coarse phase adjust include the following:

- Coarse phase adjust lengthens or shortens the high and/or low pulses of the output clock in units of T_{FOD}.
- The coarse phase adjust will not shorten the output clock period to anything less than 2 x T_{FOD} high + 2 x T_{FOD} low.

This means coarse adjust cannot be used if the integer divider ratio is 1, 2, 3, or 4. Coarse phase adjust can lengthen or shorten (subject to the above rule) the output clock period by up to $2^{32} \times T_{FOD}$ high + $2^{32} \times T_{FOD}$low.

Such a large change in a single clock period may have serious effects on devices receiving the output clock, so the user is cautioned to consider that before applying a large adjust at one time. Multiple smaller adjustments can be performed by the user over a period of time to avoid this.

- Such a large change in a single clock period may have serious effects on devices receiving the output clock, so the user is cautioned to consider that before applying a large adjust at one time. Multiple smaller adjustments can be performed by the user over a period of time to avoid this.

Logic within the RC32614A will take the positive (lengthen the period) or negative (shorten the period) adjustment value provided by the user and apply it in a single clock period to the limits listed in the preceding rules.

- For clock signals that are using 50% / 50% duty cycle, adjustments will be applied approximately equally to the high and low portions of the clock.
- For clock signals using other duty cycle selections, adjustments will only be applied to the low portion of the clock.
- The user can apply as many of these updates as desired, so the range of adjustment is unlimited.

5.13.4 Output Buffer

The output buffer structure will generate either one differential or two single-ended output signals as programmed by the user. A single output stage will have one output buffer structure and a dual stage one will have two output buffers. Each output buffer has a separate V_{DDO_Qx} pin that will affect its output voltage swing as indicated below and in Table 17. See the OUTPUT_0.OUT_CTRL_0 and OUTPUT_0.OUT_CTRL_1 bit fields.

5.13.5 Output Buffer in Differential Mode

When used as a differential output buffer, the user can control the output voltage swing (V_{OVS}) and common mode voltage (V_{CMR}) of the buffer. Which V_{OVS} and V_{SWING} settings may be used with a particular V_{DDO_Qx} voltage are described in Table 36. Note that V_{DDO_Qx} options of 1.5V or 1.2V cannot be used in differential mode. The nominal voltage swing options are 410mV, 600mV, 750mV, and 900mV. The nominal voltage crossing points options are 0.9V, 1.1V, 1.3V, 1.5V, 1.7V, 1.9V, 2.1V, and 2.3V. For configurable output mode options, see Table 17, Table 18 and Table 19.

Table 36. Configurable Output Mode Options

V_{DDO_Qx}[1] PAD_VDDO[4:2]	SWING Setting PAD_VSWING[4:3]	V_{OVS} Options Supported[2]	V_{CMR} Options Supported PAD_VOS[7:5]
3.3V	00	410mV	0.9V, 1.1V, 1.3V, 1.5V, 1.7V, 1.9V, 2.1V, 2.3V
	01	600mV	0.9V, 1.1V, 1.3V, 1.5V, 1.7V, 1.9V, 2.1V, 2.3V
	10	750mV	0.9V, 1.1V, 1.3V, 1.5V, 1.7V, 1.9V, 2.1V
	11	900mV	0.9V, 1.1V, 1.3V, 1.5V, 1.7V, 1.9V
2.5V	00	410mV	0.9V, 1.1V, 1.3V, 1.5V, 1.7V
	01	600mV	0.9V, 1.1V, 1.3V, 1.5V
	10	750mV	0.9V, 1.1V, 1.3V, 1.5V
	11	900mV	0.9V, 1.1V, 1.3V
1.8V	00	410mV	0.9V, 1.1V, 1.3V
	01	600mV	0.9V, 1.1V
	10	750mV	0.9V
	11	900mV	0.9V

1. V_{DDO_Qx} denotes: V_{DDO_Q0}, V_{DDO_Q1}, V_{DDO_Q2}, V_{DDO_Q3}, V_{DDO_Q4}, V_{DDO_Q5}, V_{DDO_Q6}, V_{DDO_Q7}, V_{DDO_Q8}, or V_{DDO_Q9}.
2. Voltage swing values are approximate values. For actual swing values, see Table 17, Table 18, and Table 19.

The user can use this programmability to drive LVDS, 2.5V LVPECL, and 3.3V LVPECL receivers without AC-coupling. Most other desired receivers can be addressed with this programmable output, but many will require AC-coupling or additional terminations. For termination recommendations for some common receiver types, see Termination for Differential Outputs or contact Renesas using the contact information on the last page of this document.

5.13.6 Output Buffer in Single-Ended Mode

When used as a single-ended output buffer, two copies of the same output clock are created with LVCMOS output levels. Each clock will have the same frequency, phase, voltage, and current characteristics. The only exception to this is that the user can program the clock from the nQx output pad to be inverted in phase relative to the one coming from the Qx output pin. The non-inverted setting may result in greater noise on these outputs and increased coupling to other output clocks in the device, so it should be used with caution. See the OUTPUT_0.OUT_CTRL_0 bit field.

In this mode, the output buffer supports 1.2V, 1.5V, 1.8V, 2.5V, or 3.3V VDDO_Qx voltages. For each output voltage, there are four impedance options that can be selected from. For actual voltage and impedance values under different conditions, see Table 20. See the OUTPUT_0.OUT_CTRL_1 bit field.

5.14 Ultra-low Phase Noise Analog PLL (UPN APLL)

The UPN APLL is a wide-band PLL (bandwidth > 400kHz) that locks to a DPLL/DCO channel and outputs four HCSL clocks with jitter below 100fs RMS. The UPN APLL output frequency is set by Renesas at the factory according to the device dash code, see the Table 37. For other UPN APLL output frequencies please contact Renesas.

The UPN APLL receives its timing reference from IOD_10. See Table 34 for the FODs that can drive IOD_10. For the UPN APLL to lock properly, IOD_10 must output a clock with the frequency listed in Table 37.

Table 37. UPN APLL Frequency and Required IOD_10 Output Frequency by Dash Code

Programmed UPN APLL Clock Output Frequency	Required IOD_10 Clock Output Frequency	Dash Code[1]
156.25MHz	156.25MHz	000 (unprogrammed device)
See datasheet addendum[2]	See datasheet addendum	See datasheet addendum

1. The dash code replaces the “XXX” place holder in the part number, see Ordering Information.
2. A datasheet addendum is provided by Renesas to support a custom programmed device.

5.15 General Purpose Input/Outputs (GPIOs)

Unless otherwise specified, any referenced bits or registers throughout this section reside in the GPIO_X section of the register map, where X ranges from 0 to 15. Base address for GPIO_0 is C8C2h (offset 000h to 010h). GPIO_USER_CONTROL base address C160h (offset 000h to 001h). For more information about other GPIOs, see the *8A3xxxx Family Programming Guide*.

The GPIO signals are intended to provide a user with a flexible method to manage the control and status of the part via pins without providing dedicated pins for each possible function that may be wasted in a lot of applications. The GPIOs are fully configurable so that any GPIO can perform any function on any target logic block.

5.15.1 GPIO Modes

Each GPIO pin can be individually configured to operate in one of the following modes. Note that these modes are effective only once the RC32614A has completed its reset sequence. During the reset sequence one or more of these pins can have different functions as outlined in Use of GPIO Pins at Reset:

- General Purpose Input – In this mode of operation, the GPIO pin will act as an input whose logic level will be monitored and reflected in an internal register that may be read over the serial port. This is the default mode if no other option is programmed in OTP or EEPROM.
- General Purpose Output – In this mode of operation, the GPIO pin will act as an output that is driven to the logic level specified in an internal register. That register can be written over the serial port.
- Alarm output – In this mode of operation, the GPIO pin will act as a single-purpose alarm or Alert (aggregated alarm) output. For information on when an alarm output will be asserted or released and alarm sources, see Alarm Output Operation. Note that each GPIO can be independently configured. If multiple GPIOs are configured the same way, they will all have the same output values.
- Loss-of-Signal status – In this mode of operation, the GPIO pin will act as an active-high Loss-of-Signal output. There is an option to invert this output polarity via register programming. When the GPIO output is asserted, that indicates the selected input reference monitor is indicating an alarm condition. The related reference monitor and the associated GPIO pin are configured via registers. Configuration of the reference monitor will determine what constitutes an alarm. For more information on reference monitor configuration, see Reference Monitoring. Note that the GPIO output reflects the actual state of the alarm signal from the selected reference monitor. This is not a latched or “sticky” signal. This is different than the other alarm sources below.
- Loss-of-Lock status – In this mode of operation, the GPIO pin will act as a Loss-of-Lock output. The related PLL channel and associated GPIO pin are configured via registers. For more information on alarm conditions, see Digital Phase Locked Loop (DPLL) and System APLL.
  - The GPIO can be programmed to show the active Loss-of-Lock status, in which case a high state on the pin will indicate that the associated DPLL or APLL is not currently locked. Alternatively, the GPIO can be programmed to flag any changes in the lock status in a “sticky” bit mode. In this mode of operation, a high state will indicate that the lock status of the associated DPLL or APLL has changed. Either the PLL has entered or left the locked state. The GPIO can be programmed to invert this polarity so that a low state indicates a status change. In either case, since this is a “sticky” status, it must be cleared by register access to the “stick” clear register to remove the alarm signal.
- Holdover status – In this mode of operation, the GPIO pin will act as a Holdover status. The related PLL channel and associated GPIO pin are configured via registers. For more information on alarm conditions, see Digital Phase Locked Loop (DPLL).
  - The GPIO can be programmed to show the active Holdover status, in which case a high state on the pin will indicate that the associated DPLL is currently in holdover state. Alternatively, the GPIO can be programmed to flag any changes in the holdover status in a “sticky” bit mode. In this mode of operation, a high state will indicate that the holdover status of the associated DPLL has changed. Either the PLL has entered or left the holdover state. The GPIO can be programmed to invert this polarity so that a low state indicates a status change. In either case, since this is a “sticky” status, it must be cleared by register access to the “stick” clear register to remove the alarm signal.
- Alert (aggregated alarm) status – In this mode of operation, the GPIO will act as the logical OR of all alarm indicators that are enabled to drive this output. Only “sticky” bits are available to drive the GPIO in this mode. This output will be asserted if any of the “sticky” bits are asserted and enabled to cause the Alert (aggregated alarm). To clear this output, all contributing “sticky” bits must be individually cleared. This output will be active-high to indicate one or more alarms are asserted. There is an option to invert this output polarity via register programming.
- Output Disable control – In this mode of operation, the GPIO pin will act as a control input. When the GPIO input is high, the selected output clock(s) will be disabled, then placed in high-impedance state. When the GPIO pin is low, the selected output clock(s) will be enabled and drive their outputs as configured. For information on output frequency and output levels, see System APLL and FOD Multiplexing and Output Stages. Selection of

which output(s) are controlled by which GPIO(s) is configured via registers over the serial port or by OTP or EEPROM at reset. Each GPIO can be configured to control any or all outputs (or none). So all combinations can be set up from a single GPIO controlling all outputs, to all outputs responding to individual GPIO signals and any grouping in between.

- Single-ended Input Clock – In this mode of operation a single-ended input clock can be applied to certain GPIOs that map to specific input stages (see Input Stage for details, including which GPIOs map to which input references). This can be used if extra single-ended inputs are needed due to all input reference clock pins being taken-up by differential input references. This mode cannot be used if an input stage already has two single-ended input references from the CLKx/nCLKx input pins.
- Manual Clock Selection control – In this mode of operation, the GPIO pin acts as an input that will manually select between one of two inputs for a specific DPLL channel. The specific input references and the PLL channel must be preconfigured via registers. Assertion of the GPIO will select the higher priority input and de-assertion will select the lower priority input. For information on how to configure the input references for a PLL channel, see DPLL Input Clock Qualification and Selection.
- DCO Increment – In this mode of operation, the GPIO pin will act as an increment command input pin for a specific channel configured as a DCO. The rising edge of the GPIO pin will cause an increment function on the indicated DCO. The amount of the increment and the related DCO to increment must be previously configured via registers. For more information, see Increment / Decrement Registers and Pins.
- DCO Decrement – In this mode of operation, the GPIO pin will act as a decrement command input pin for a specific channel configured as a DCO. The rising edge of the GPIO pin will cause a decrement function on the indicated DCO. The amount of the decrement and the related DCO to decrement must be previously configured via registers. For more information, see Increment / Decrement Registers and Pins.
- Clock Disqualification Input – In this mode of operation, the GPIO pin will act as an active-high disqualification input for a preconfigured input and DPLL. This is intended to be connected to the LOS output of a PHY or other device. For more information, see DPLL Input Clock Qualification and Selection.

5.15.2 GPIO Pin Configuration

GPIO pins are all powered off a separate voltage supply that supports 1.5V, 1.8V, 2.5V, or 3.3V operation. An internal register bit must be set to indicate which voltage level is being used on the GPIO pins. This setting is a global one for all GPIOs.

In addition, each GPIO can be enabled or disabled under register control. If enabled and configured in an operating mode that makes it an output, the user can choose if the GPIO output will function as an open-drain output or a CMOS output. The open-drain output drives low but is pulled high by a pull-up resistor. There is a very weak pull-up internal to the RC32614A, but an external pull-up is strongly recommended. In CMOS mode, the output voltage will be driven actively both high and low as needed. Register control can also enable a pull-up (default) or pull-down.

5.15.3 Alarm Output Operation

There are many internal status and alarm conditions within the RC32614A that can be monitored over the serial port by polling registers. Several of these can be directed to GPIO pins as indicated in General Purpose Input/Outputs (GPIOs). In addition, one of the GPIOs can be designated as an Alert (aggregated alarm) output signal called an Alert output.

The RC32614A provides both a “live” and a “sticky” status for each potential alarm condition. A “live” bit shows the status of that alarm signal at the moment it is read over the serial port. A “sticky” bit will assert when an alarm condition changes state and will remain asserted until the user clears it by writing to the appropriate clear bit over the serial port. When a GPIO is configured to show the status of a specific alarm, it will show the “live” or sticky status of that alarm, depending on the specific alarm, where a high output on the GPIO indicates the alarm is present. For more information, see GPIO Modes. The GPIO can be programmed to invert the alarm if desired.

The Alert (aggregated alarm) output logic only uses the “sticky” status bit for alarms. This ensures when a software routine reads the RC32614A there will be an indication of what caused the alarm in the first place. Note

that there can be multiple sticky bits asserted. Table 38 shows the alarm conditions possible within the RC32614A. Note that the reference monitor, the DPLL, and the System DPLL blocks can generate the indicated alarms.

Table 38. Alarm Indications

Logic Bloc	Specific Alarm	Conditions for Live Alarm[1] to Assert	Conditions for Live Alarm[1] to Negate[2]
Reference Monitoring	Frequency Offset Limit Exceeded	See Frequency Offset Monitoring	See Frequency Offset Monitoring
	Loss-of-Signal	See Loss of Signal (LOS) Monitoring	See Loss of Signal (LOS) Monitoring
	Activity Alarm	See Activity Monitor	See Activity Monitor
Digital Phase Locked Loop (DPLL)[3][4]	Holdover	DPLL has entered / is in the Holdover state	DPLL no longer in Holdover state
	Locked	DPLL has entered / is in the Locked state and System APLL is in the Locked state	DPLL and/or System APLL no longer in the Locked state

1. “Sticky” alarm bits are set whenever the associated live alarm changes state. So there will be a new “sticky” alarm on both assertion and negation of the appropriate live alarm indication.
2. Only the “live” status will negate by itself. The “sticky” needs to be explicitly cleared by the user.
3. For the Digital PLL, “sticky” alarms are raised when the state machine transitions into specific states and “live” status indicates that the Digital PLL is currently in a specific state. The user can read the current state of the Digital PLL state machine from status registers over the serial port.
4. This includes the System DPLL, as well as all Digital PLLs.

For each alarm type in each logic block that can generate them, there is a “live” status, a “sticky” status, a “sticky” clear control and a series of control bits that indicate what effects the alarm will have. When the “live” status changes state, the “sticky” status will assert. If so configured via registers, that alarm may generate an external signal via GPIO. That signal may be an individual alarm output or an Alert (aggregated alarm). Once external software responds, it is expected to read the sticky status bits to determine the source(s) of the alarm and any other status information it may need to take appropriate action. The “sticky” clear control can be used to clear any or all of the bits that contributed to the alarm output being asserted.

In addition to the above controls and status, each potential alarming logic block has its own controls and status. Each of the reference monitors has a “sticky” status bit, a “sticky” clear bit and various control bits. Each of the DPLLs and the SysDPLL have a “sticky” status bit, a “sticky” clear bit, control bits and a PLL state status field. These functions behave as described in the previous paragraph. Note that both the individual alarm “sticky” status and the logic block “sticky” status must be cleared to fully remove the source of the alarm output. Individual “sticky” alarms should be cleared first so that all individual alarms associated with a logic block won’t cause a re-assertion of the block “sticky” alarm.

Note: Clearing of all sticky bits via the registers may not result in the Alarm output pin negating for up to 200µsec and so that GPIO should not be used as a direct input to a CPU's interrupt input or multiple interrupts may be generated within that CPU for a single alarm event.

There are also several configuration bits that act on the alarm output logic as a whole. There is a global alarm enable control that will enable or disable all alarm sources. This can be used during alarm service routines to prevent new alarms while that handler is executing in external software. The user can also designate a GPIO as an Alert (aggregated alarm) output and determine which individual alarms will be able to drive it. The GPIO can be programmed to invert the Alert (aggregated alarm) if desired.

5.16 Device Initial Configuration

During its reset sequence, the RC32614A will load its initial configuration, enable internal regulators, establish and enable internal clocks, perform initial calibration of the Analog PLL, and lock it to the reference on the OSCI/OSCO pins. Depending on the initial configuration, it may also bring up Digital PLLs, lock to input references including any OCXO/TCXOs, and generate output clocks.

The following four mechanisms can be used to establish the initial configuration during the reset sequence:

- State of certain GPIO pins (see Table 39) at the rising edge of the nMR signal
- Configuration previously stored in One-Time Programmable memory
- Configuration stored in an external I2C EEPROM
- Default values for internal registers

Each of these is discussed individually in the following sections and then integrated into the reset sequence.

5.16.1 Use of GPIO Pins at Reset

All of the device GPIO pins are sampled at the rising edge of the nMR (master reset) signal and some of them may be used in setting the initial configuration. Table 39 shows which pins are used to control what aspects of the initial configuration. All of these register settings can be overwritten later via serial port accesses. Note also that several GPIOs can be used as a JTAG port when in Test mode. For information, see JTAG Interface. If these GPIOs are being used as a JTAG interface, it is recommended that they not be used for any of the reset functions outlined below.

Table 39. GPIO Pin Usage at Start-Up

GPIO Number	Function	Internal Pull-up or Pull-down
9	Must be high during reset active period	Pull-up
4 pins user selectable[1]	Identifies which stored configuration in OTP to use for initial configuration (has no effect with “000” unprogrammed devices). See details just below this table.	Pull-up
1 pin user selectable[1]	Disables EEPROM accesses during start-up sequence. By default, no GPIO is used for this purpose, so the device will attempt to find an external EEPROM to check for additional start-up information by default. See details just below this table.	Pull-up
1 pin user selectable[1]	Provides pin control for I2C slave serial port default base address bit A2. By default no GPIO is used for this purpose, so the default I2C slave port base address will have a 0 for bit A2. See details just below this table.	Pull-up

1. Selection of this mode for a GPIO is performed using the Device Information block in the OTP memory, which is programmed by Renesas at the factory for dash codes that are non-zero. “000” dash code devices are considered unprogrammed and will have the default behavior indicated above.

Any of the available GPIOs can be used as the following:

- I2C base address bit A2 – This is for the main or auxiliary serial port when selected as I2C during the start-up sequence using GPIO[9]. If no GPIOs are configured in this mode, bit A2 of the slave serial port base address will be zero. The value of the I2C base address and the serial port configuration can be overwritten by SCSR configuration data or serial port accesses later in the start-up sequence. If more than one GPIO is programmed with this functionality, only the one with the highest index will be used (e.g., if both GPIO[5] and GPIO[7] are programmed to do this, only GPIO[7] would be used).

- EEPROM Access Disable control – A high input value on a GPIO programmed with this function prevents a device from attempting to read device update information or SCSR configuration data from an external I^2C EEPROM. This will speed up device reset time but prevent access to updated information that may be stored in EEPROM. If no GPIOs are configured in this mode then the device will attempt to locate an external EEPROM at the appropriate point in the start-up sequence. If multiple GPIOs are configured to perform this function then any one of them being active will disable EEPROM accesses, so it is recommended that no more than one GPIO be programmed for this function.
- Default Configuration Select control – If no GPIOs are selected then GPIO[3:0] will be assumed and the value on those pins at the rising edge of the nMR signal will be used to select which of the SCSR configurations in OTP memory is to be used. Note that since a GPIO is pulled-up by default, unless these pins are pulled or driven low during the reset period, this will select SCSR Configuration 15.

If one or more GPIOs are selected for this function, then the value on those pins at the rising edge of nMR will be used to select the SCSR configuration to be loaded. The Device Information block of the OTP can be configured to select any of up to four GPIO pins to be used for this purpose if the default GPIOs are not convenient. The GPIOs chosen do not have to be sequential, but whichever ones are chosen, the one with the lowest index number will be the LSB and so on in order of the index until the GPIO with the highest index is the MSB. No GPIO that appears elsewhere in this table should be used for this purpose.

For example, if GPIO[8], GPIO[6], GPIO[5] and GPIO[2] are used, GPIO[8] is the MSB, GPIO[6] is next most significant, GPIO[5] is next and GPIO[2] is the LSB.

If less than four GPIO pins are selected, then the selected GPIOs will be used as the least-significant bits of a 4-bit selection value, with the upper bits set to zero. If more than four GPIOs are programmed for this function, then the GPIOs will form a larger bit-length word for selection of internal configuration.

5.16.2 Default Values for Registers

All registers are defined so that the default state (without any configuration data from OTP or EEPROM being loaded) will cause the device to power-up with none of the outputs enabled and all GPIO signals in General-Purpose Input mode. Users can then program any desired configuration data over the serial port once the reset sequence has completed.

5.17 One-Time Programmable (OTP) Memory

The RC32614A contains a 32kbytes One-Time Programmable (OTP) memory block that is customer definable. The term “one-time programmable” refers to individual blocks within the memory structure. Different blocks can be programmed at different times, but each block can only be programmed once. The data structure within the OTP is designed to facilitate multiple updates and multiple configurations being stored, up to the limit of the physical memory space.

After reset of the RC32614A, all internal registers are reset to their default values, then OTP contents are loaded into the device’s internal registers. A Device Information block programmed by Renesas at Final Test will always be loaded. This provides information that is specific to the device, including product ID codes and revision information. In addition there are zero or more device configurations stored in the OTP by Renesas at the factory if a special dash-code part number is requested. Certain GPIO pins are sampled at the rising edge of the external nMR input signal. The state of those pins at that time will be used by the RC32614A to determine which of up to 16 configurations stored in the OTP to load into the device registers. For information on how to select a configuration, see Use of GPIO Pins at Reset.

Storage of configuration data in OTP does not require having a value stored for every register in the device. Register default values are defined to ensure that most functions will be disabled or otherwise made as neutral as possible. This allows only features that are being used in any particular configuration (and their associated trigger registers as defined in the *8A3xxxx Family Programming Guide*) to need to be stored in OTP for that configuration. The intent of this is to minimize the size a configuration takes in OTP to allow more configurations to be stored there. For this reason, the exact number of configurations storable in OTP cannot be predetermined. There will be a minimum of two configurations and a maximum of 16 configuration capacity in the OTP.

Part numbers with -000 as the dash code number are considered “unprogrammed” parts, but will come with at least a Device Information block pre-programmed with Renesas-proprietary information, including parameters needed to successfully boot the device to the point where it can read its configuration data. One Device Update block may also be programmed if determined to be appropriate by Renesas.

Custom user configurations indicated with non-zero dash code part numbers will in addition have one or more SCSR Configuration sections pre-programmed as indicated in the datasheet addendum for that particular dash code part number.

Note that a programmed configuration, Device Information block, or Device Update block may be invalidated via the OTP programming interface, and if sufficient OTP space remains, a new one added to replace it. Note that this does not erase or remove the original data and the space it consumes. It just marks it to be ignored by the device. This allows for a limited ability to update a device in the field either from a device functional update or configuration data perspective. This is a purely software-driven process handled over the serial port. Please contact Renesas for support if this type of in-field upgrade / change is desired. Note that the ability to perform this type of in-field update is highly dependent on the size of the change versus the remaining space in OTP, so it will not be possible in all cases.

5.17.1 Configuration Data in OTP

Multiple configurations can be programmed into the internal One-Time Programmable memory. By using the GPIO pins at start-up as outlined in Use of GPIO Pins at Reset, one of those configurations can be chosen for use as the initial values in the device registers after reset. Register values can be changed at any time over the serial port, but any such changes are not stored in OTP and will be lost on reset or power-down.

The OTP is organized so that only configuration data that changes from the register default values needs to be stored. This saves OTP space and allows the potential for more configurations to be stored in the OTP.

If the indicated configuration in OTP has a checksum error, it will not be loaded and registers will be left at their default values.

5.18 Use of External I^{2}C EEPROM

The RC32614A can search for additional configuration or device updates in an external I^{2}C EEPROM. As described in the Use of GPIO Pins at Reset, a GPIO can be configured to select whether or not this search will be performed during the reset sequence.

The remainder of this description assumes the EEPROM search is enabled.

The RC32614A will use its I^{2}C Master Port to attempt to access an external I^{2}C EEPROM at base address 1010000 (binary) at an I2C frequency of 1MHz. If there is no response, this will be repeated at base address 1010001 (binary) at 1MHz. This will repeat up to address 1010111 (binary) at 1MHz. If there still are no responses, the search will be repeated at 400kHz and then again at 100kHz. If no response is received after this entire sequence, the device will assume there is no EEPROM available. Any errors in the process will be reported in status registers.

5.18.1 Device Updates in External I^{2}C EEPROM

As indicated in Reset Sequence, if enabled, the RC32614A will search for Device Update information in an external I^{2}C EEPROM. It will first identify all valid EEPROMs attached to the I2C master port as described above. Each valid EEPROM will be checked for a valid Device Update Block header with valid checksum at address offset 0x0000 within the EEPROM. The first such valid block will be used as described in Reset Sequence.

5.18.2 Configuration Data in External I2C EEPROM

As a final option for device configuration, the initial configuration can be read from an external I^{2}C EEPROM. Renesas’ Timing Commander GUI Software can generate the necessary EEPROM load information as an Intel HEX file for this purpose. The RC32614A will search each EEPROM identified during the above search sequence for a valid configuration data block (valid header and checksum). The first valid block found will be loaded into

internal registers after checksum validation. The search will terminate after the first valid block is found and loaded. This means that only a single valid configuration block can be stored via the EEPROM method.

When the device searches for an EEPROM configuration, it will check for a valid block at address offsets 0x0000 and 0xF000 within an EEPROM. If using this configuration method, see the warning in Step 5 – Search for Configuration in External EEPROM.

5.19 UPN APLL Power-up Sequence

During its power-up sequence, the UPN APLL clock outputs are tri-stated until the power supplies have stabilized. After the power supplies have stabilized, the UPN APLL clock outputs are held low until they begin to output clocks. The UPN APLL may output clocks prior to availability of a reference from IOD_10.

When the UPN APLL operates without a reference from IOD_10, it will free-run at approximately 99% of the programmed frequency. When a reference from IOD_10 becomes available the UPN APLL will lock to it within 1ms.

The nMR pin resets IOD_10, but it does not reset the UPN APLL.

5.20 Reset Sequence

Unless otherwise specified, any referenced bits or registers throughout this section reside in the RESET_CTRL section of the register map, base address for which is C000h (offset 000h to 012h). For more information, see the *8A3xxxx Family Programming Guide*.

Figure 17 shows the relationship between the master reset signal (nMR) and the supply voltages for the RC32614A. There are no power sequencing requirements between the power rails, so V_{DD} in the diagram represents any of the supply voltages. To ensure there is no anomalous behavior from the device as it powers up, it is recommended that the nMR signal be asserted (low) before any voltage supply reaches the minimum voltage shown in the figure. nMR should remain asserted until a short hold time (t_{HOLD} ~10nsec) after all supply voltages reach the operating window of 95% of nominal voltage. nMR must be asserted or the device will not function correctly after power-up.

One additional consideration is that once minimum voltage is reached on all voltage supplies, internal regulators and voltage references will need the amount of start-up time specified in Table 10, “Regulators Ready.” If the time t_{RAMP} shown in Figure 17 is less than the voltage regulators’ start-up time indicated in Table 10, then release of nMR should be delayed.



Figure 17. Power-Up Reset Sequencing

In cases where the device is not powering up and just being reset, a low pulse on nMR of 20ns will be sufficient to reset the device.

The following reset sequence will start from the rising (negating) edge of the nMR (master reset) signal when nTEST is de-asserted (high).

5.20.1 Step 0 – Reset Sequence Starting Condition

Once power rails reach nominal values and the nMR signal has been asserted, the RC32614A will be in the following state:

- All Qx / nQx outputs and IOD_10 will be in a high-impedance state.
- All GPIO pins will be set to General-Purpose Inputs, so none will be driving the output.
- The serial port protocols are not set at this point in the reset sequence, so the ports will not respond.
- Device Information block loaded from internal OTP to configure what GPIOs will be used for what start-up functions in Step 1.
- The System APLL will be configured and calibrated based on frequency information in the Device Information block then locked to the reference clock on the OSCI input.

5.20.2 Step 1 – Negation of nMR (Rising Edge)

At the rising edge of the nMR signal, the state on the GPIO pins at that time is latched. After a short hold time, the GPIOs can release their reset levels and assume their normal operation modes. The latched values will be used in later stages of the reset sequence.

5.20.3 Step 2 – Internally Set Default Conditions

An internal image of the device registers will be created in internal RAM with all registers set to their default values. This will not result in any changes to the GPIO or output clock signals from their Step 0 condition.

Based on the serial port protocol selection made via the GPIO pin in Step 1, serial port configuration will be completed as indicated by the GPIO input pin.

5.20.4 Step 3 – Scan for Device Updates in EEPROM

If enabled to do so, the RC32614A will check for device functional update information in any available EEPROMs (for information on how EEPROMs are searched for, see Use of External I^{2}C EEPROM). If such information is found, it will be loaded, the device functionality updated, and then the part will reinitialize to Step 0.

5.20.5 Step 4 – Read Configuration from OTP

Using the GPIO values latched in Step 1, the device will search the internal OTP memory for the indicated configuration number. If no such configuration is found or the configuration has an invalid checksum, the device will skip to Step 5. Any errors in this process will be reported. If loading from OTP was successful, which configuration number was loaded will be reported.

If the requested configuration is found and is valid, the device will load the registers indicated in the configuration data with the stored data values in the internal register image. Any register not included in the configuration data set will remain at its default value in the register image.

Note: Many register modules have explicitly defined trigger registers that when written will cause the other register settings in that module to take effect. Users must ensure that the configuration in OTP will cause a write to all applicable trigger registers, even if that register's contents would be all zero. Multi-byte register fields also require all bytes of the field to be written to ensure triggering. For indications of which trigger registers are associated with which other registers, see the *8A3xxxx Family Programming Guide*.

The contents of several of the registers will be used to guide the remainder of the reset sequence:

- If the System APLL feedback divider value was programmed in this step, perform System APLL calibration in parallel with remaining reset activities.

5.20.6 Step 5 – Search for Configuration in External EEPROM

The RC32614A will check for configuration information in any available EEPROM (for information on how EEPROMs are searched for, see Use of External I2C EEPROM).

If a valid configuration data block is found, it will be read, its checksum validated and if that passes, loaded into the internal register image similarly to OTP configuration data described in Step 4. If the data found is not of the correct format or the data block fails a checksum comparison, it will be ignored. The search will continue through the EEPROM and on to the next EEPROM address until the complete range has been searched or a valid configuration block has been found and applied to the internal register image. Then the sequence will proceed to Step 6.

Note: Since OTP and EEPROM configuration data rarely consists of a full register image, reading of configuration data from OTP and then from a configuration block stored in EEPROM may result in internal registers being loaded with conflicting settings drawn partially from each of the configuration data sets being loaded. It is strongly recommended that a configuration block placed in EEPROM only be used when no valid configuration is being pointed to in OTP by GPIO signals (or there is no valid configuration in OTP at all). If multiple configurations are to be used then the user must ensure all registers are set to the desired values by the final configuration block to be loaded.

5.20.7 Step 6 – Load OTP Hotfix and Execute

If the RC32614A OTP memory contains a hotfix, that information will be loaded into RAM and executed at this point.

5.20.8 Step 7 – Complete Configuration

The RC32614A will complete the reset and initial configuration process at this point and begin normal operations. Completion steps include the following:

1. If configuration information was loaded in Step 4 or Step 5, recalibrate the System APLL and lock it to the reference clock on the OSCI input.
2. Enable serial port operation as configured.
3. Apply configuration settings from the internal register image to the actual registers and enable output clocks Qx / nQx, IOD_10 and GPIOs as configured.
4. Begin operation on input reference monitors and PLL state machine alarms/status.
5. Enable alarm operation as configured.

Note that there are several scenarios in which the reset sequence will reach this point without retrieving any configuration data and with all registers in the default state. This may be intentional for users who wish to configure only via the serial port or the result of a problem in the loading of a configuration. Users can read appropriate status bits to determine what failures, if any, occurred during the reset sequence.

5.20.9 Accessing the Serial Ports After a Reset Sequence

After a reset sequence, there is a wait time (t_{wait}) after nMR de-assertion before the device serial ports can be accessed.

The required wait time depends on the EEPROM and OTP as follows:

- EEPROM load is disabled by OTP programming: t_{wait} = 15ms
- EEPROM load is enabled and no EEPROM is present: t_{wait} = 150ms
- EEPROM load is enabled and EEPROM is present: t_{wait} is given by the equation below:

t_{wait} (s) = { { { EEPROM_Payload_Size (bytes) / 256 } * 2342 + 2250 } / I2C_CLK_Rate (Hz) } * 1.15

EEPROM_Payload_Size is the sum of:

- Size of configuration in bytes
- Size of firmware (if any) in bytes

5.21 Clock Gating and Logic Power-Down Control

The RC32614A can disable the clocks to many logic blocks inside the device. It also can turn off internal power regulators, disabling individual power domains within the part. Because of the potentially complex interactions of the logic blocks within the device, logic within the part will handle the decision-making of what will be powered-off, versus clock-gated, versus fully operational at any time. By default, the device will configure itself with functions in the lowest power-consuming state consistent with powering up the part and reading a user configuration. User configurations, whether stored in internal OTP, external EEPROM, or manually adjusted over the serial port, should make use of register bits to only turn on functions that are needed. Also if a function is no longer needed, register bits should be used to indicate it is no longer required. Internal logic will reduce its power-consumption state in reaction to these indicators to the greatest extent possible.

For more information on how to calculate power consumption for a particular configuration, consult Renesas' Timing Commander software for more precise results for a particular configuration.

5.22 Serial Port Functions

The serial ports are managed with bit fields in the SERIAL module. See Module: SERIAL in the *8A3xxxx Family Programming Guide*.

The RC32614A supports one serial port. The signals on the port share the functions of an I^2C Master port used for loading configuration data at reset, and a slave I^2C port that can be used after the reset sequence is complete to monitor and/or configure the device.

The operation of the serial port when in I^2C master operation (during self-configuration only) is described in I^2C Master. The SCLK and SDIO pins are used for this purpose.

For information on the operation of the master I^2C and slave I^2C port, see the appropriate section below.

Note: (On signal naming in the remainder of the Serial Port sections). The pin names indicated in the Pin Description table (see Table 40), indicate the function of that signal.

Table 40. Serial Port Pin to Function Mapping

I^2C Mode Signal Name	Function	Package Pin Name
SCLK	I^2C Clock Input	SCLK
A0	I^2C Slave Address Bit 0	SA0
A1	I^2C Slave Address Bit 1	SA1
SDA	I^2C Data In/Out	SDA

5.23 Addressing Registers within the RC32614A

The address space that is externally accessible within the RC32614A is 64KB in size, and thus, needs 16 bits of address offset information to be provided during slave serial port accesses. Of that 64KB, only the upper 32KB contains user accessible registers.

The user may choose to operate the serial port providing the full offset address within each burst, or to operate in a paged mode where part of the address offset is provided in each transaction and another part comes from an internal page register in each serial port. The decision can be made independently on each slave serial port and each slave serial port has its own page register to avoid conflicts. Figure 18 shows how page register and offset bytes from each serial transaction interact to address a register within the RC32614A.



Figure 18. Register Addressing Modes via Serial Port

5.24 I²C Slave Operation

The I²C slave protocol of the RC32614A complies with the I²C specification, version UM10204 Rev.6 – 4 April 2014. Figure 19 shows the sequence of states on the I²C SDA signal for the supported modes of operation.



Figure 19. I²C Slave Sequencing

The Dev Addr shown in the figure represents the base address of an I²C device. RC32614A occupies two base addresses: a primary base address for all registers that are user accessible, and a secondary base address for reserved registers.

The secondary base address is the 7-bit value 0001001b.

The primary base address is a 7-bit value that can be set in an internal register that can have a user-defined value loaded at reset from internal OTP memory or an external EEPROM. The default value if those methods are not used is 1011000b. Note that the levels on the A0 and A1 signals can be used to control Bit 0 and Bit 1, respectively, of this address. There is also an option to designate the reset state of a GPIO pin to set the default value of the A2 bit of the I2C slave port base address (for information, see Use of GPIO Pins at Reset). These pins are available independently for each serial port. In I2C operation these inputs are expected to remain static. The resulting base address is the I2C bus address that this device will respond to. See the SERIAL.SER0_I2C bit field.

When I2C operation is selected for a slave serial port, the selection of 1-byte (1B) or 2-byte (2B) offset addressing must also be configured. These offsets are used in conjunction with the page register for each serial port to access registers internal to the device. Because the I2C protocol already includes a read/write bit with the Dev Addr, all bits of the 1B or 2B offset field can be used to address internal registers. See the SERIAL.SER0 bit field.

- In 1B mode, the lower 8 bits of the register offset address come from the Offset Addr byte and the upper 8 bits come from the page register. The page register can be accessed at any time using an offset byte value of 0xFC. This 4-byte register must be written in a single-burst write transaction.
- In 2B mode, the full 16-bit register address can be obtained from the Offset Addr bytes, so the page register only needs to be set up once after reset via a 4-byte burst access at offset 0xFFFC.

Note: I2C burst mode operation is required to ensure data integrity of multi-byte registers. When accessing a multi-byte register, all data bytes must be written or read in a single I2C burst access. Bursts can be of greater length if desired, but must not extend beyond the end of the register page (Offset Addr 0xFF in 1B mode, no limit in 2B mode). An internal address pointer is incremented automatically as each data byte is written or read.

Figure 20 and Table 41 show the detailed timing on the interface. 100kHz, 400kHz, and 1MHz operation are supported.

5.24.1 I2C 1-byte (1B) Addressing Examples

RC32614A I2C 7-bit address is 0x5B with LSB = R/W

Example write “0x50” to register 0xCBE4:

B6* FC 00 CB 10 20	#Set Page Register, *I2C Address is left-shifted one bit.
B6 E4 50	#Write data 50 to CB E4

Example read from register 0xC024:

B6* FC 00 C0 10 20	#Set Page Register, *I2C Address is left-shifted one bit.
B6 24*	#Set I2C pointer to 0xC024, *I2C instruction should use “No Stop”
B7 <read back data>	#Send address with Read bit set.

5.24.2 I2C 2-byte (2B) Addressing

RC32614A I2C 7-bit address is 0x5B with LSB = R/W

Example write “50” to register 0xCBE4:

B6* FF FD 00 10 20	#Set Page Register, *I2C Address is left-shifted one bit.
B6 CB E4 50	#Write data to CB E4

Example read from register 0xC024:

B6* FF FD 00 10 20	#Set Page Register (*I2C Address is left-shifted one bit.)
B6 C0 24*	#Set I2C pointer to 0xC024, *I2C instruction should use “No Stop”
B7 <read back data>	#Send address with Read bit set.



Figure 20. I²C Slave Timing Diagram

Table 41. I²C Slave Timing

Parameter	Description	Minimum	Typical	Maximum	Unit
f_{SCLK}	SCLK Operating Frequency			1	MHz
t_{LOW}	SCLK Pulse Width Low		130		ns
t_{HIGH}	SCLK Pulse Width High		9		ns
$t_{SU:STA}$	Start or Repeat Start Setup Time to SCLK		6		ns
$t_{HD:STA}$	Start or Repeat Start Hold Time from SCLK		18		ns
$t_{SU:DAT}$	Data Setup Time to SCLK rising edge		5		ns
$t_{HD:DAT}$	Data Hold Time from SCLK rising edge		0		ns
$t_{SU:STO}$	Stop Setup Time to SCLK		12		ns
t_{BUF}	Minimum Time from Stop to Next Start		0.5		ns

5.25 I²C Master

The RC32614A can load its register configuration from an external I²C EEPROM during its reset sequence. For information on what accesses occur under what conditions, see Reset Sequence.

As needed during the reset sequence, the RC32614A will arbitrate for the I²C bus and attempt to access an external I²C EEPROM using the access sequence shown in Figure 21. The I²C master protocol of the RC32614A complies with the I²C specification, version UM10204 Rev.6 – 4 April 2014. As displayed in the figure, the I²C master port can be configured to support I²C EEPROMs with either 1-byte or 2-byte offset addressing. The I²C master logic will negotiate with any EEPROMs found to use the highest speed of 1MHz, 400kHz, or 100kHz. See the SERIAL.I2CM bit field.



Figure 21. I²C Master Sequencing

5.26 JTAG Interface

The RC32614A provides a JTAG interface that can be used in non-operational situations with the device when nTEST control pin is held low. The JTAG interface is compliant with IEEE-1149.1 (2001) and supports the IDCODE, BYPASS, EXTEST, SAMPLE, PRELOAD, HIGHZ, and CLAMP instructions.

For information on the value the IDCODE instruction will return for the RC32614A, see Product Identification.

JTAG port signals share five pins with GPIO functions as outlined in Table 42. Assertion of the nTEST input (active low) will place those pins in JTAG mode and the device in non-operational mode. The nMR signal should be asserted when nTEST is negated to ensure the device resumes operational mode in a clean state.

Table 42. JTAG Signal Mapping

Function with nTEST Active (Low)	Function when nTEST Inactive (High)
TCK	GPIO[0]
TMS	GPIO[1]
TDI	GPIO[2]
TDO	GPIO[3]
TRSTn	GPIO[4]

5.27 Basic Operating Modes (Synthesizer / Clock Generator / Jitter Attenuator)

5.27.1 Free-Running Synthesizer Operation

Any DPLL channel can be used in a free-running synthesizer configuration independently of any of the other channels in the part. When configured as a free-running synthesizer, the blocks shown in Figure 22 are used. An external crystal is used as a reference by the System APLL which generates a high-frequency, low phase-noise signal. For information on System APLL configuration, see System APLL.



Figure 22. Free-Running Synthesizer Operation

The high-frequency output signal from the System APLL is divided-down by the Fractional Output Divider block to a frequency from 500MHz to 1GHz (for information, see System APLL). The output frequency is unrelated to the System APLL frequency since fractional division is used. Note that in synthesizer mode, the Fractional Output Divider block is not steerable, so it is just performing the divide function. That signal is in turn fed to the output stage, where it is further divided by the integer divider(s) and provided to the output in the selected output format. For more information, see FOD Multiplexing and Output Stages.

5.27.2 Clock Generator Operation

Any DPLL channel can be used in a clock generator configuration. When configured as a clock generator as shown in Figure 23, the external crystal input (OSCI) is over-driven (for more information, see Overdriving the XTAL Interface) by an external clock signal which is used as a reference by the System APLL. The System APLL generates a high-frequency, low phase-noise signal from this reference. Note that because the System APLL is shared by all channels, this mode is not truly independent for all channels. Each channel can generate unrelated output frequencies via the Fractional Divider. Otherwise, this mode of operation functions the same as the free-running synthesizer operation in the previous section.



Figure 23. Clock Generator Operation

5.27.3 Synthesizer Disciplined with Oscillator Operation

If an external oscillator, such as an XO, TCXO or OCXO is used, any channel may have its output frequency disciplined by the oscillator for stability and/or close-in phase noise improvement reasons. When configured as shown in Figure 24, the Fractional Output Divider is behaving as indicated in the description, but in this case the System DPLL is locked to the oscillator and providing a steering signal to the Fractional Output Divider. Note that the oscillator may be connected to the dedicated oscillator input pin (XO_DPLL) or to any of the input reference clocks (CLKx / nCLKx). Please refer to the Digital Phase Locked Loop (DPLL) section for details.



Figure 24. Synthesizer Disciplined with Oscillator Operation

5.27.4 Jitter Attenuator Operation

Any DPLL channel can be operated as a Jitter Attenuator independently from any other channel as shown in Figure 25.



Figure 25. Jitter Attenuator Operation

The high-frequency output signal from the System APLL is divided-down by the FOD block to a frequency from 500MHz to 1GHz. The output frequency is unrelated to the System APLL frequency since fractional division is used (for information, see System APLL). That signal is in turn fed to the output stage, where it is further divided by the integer divider(s) and provided to the output in the selected output format. For more information, see FOD Multiplexing and Output Stages.

The DPLL is locked to the input clock, and therefore there is a digital control signal from the Digital PLL (DPLL) block being used to steer the FOD. This signal will adjust the frequency of the FOD to track the input reference signal the DPLL is locked to. So the steerable FOD is acting as a Digitally Controlled Oscillator (DCO) in this mode. The DPLL logic supports several options on how the phase of the output reacts to changes in which input reference is selected, as well as supporting holdover operation if all relevant inputs are lost. For information on how the input reference clock is selected, see DPLL Input Clock Qualification and Selection; for information on DPLL options and operation, see Digital Phase Locked Loop (DPLL).

5.27.5 Jitter Attenuator Operation with External Digital Loop Filter

For some applications, it may be preferable to use an external digital loop filter implemented in software to control a DPLL channel. This function is supported as shown in Figure 26.



Figure 26. Jitter Attenuator Operation with External Digital Loop Filter

In this case, the phase error measured by the DPLL's phase detector is digitized and decimated to a user selected update rate and provided via registers for use by an external digital filter (for information, see Digital Phase Locked Loop (DPLL)). That data is read from the RC32614A and provided to the digital filter algorithm. That algorithm then generates a Frequency Control Word (FCW) and writes that back into RC32614A's registers. The FCW will provide direct control of the steerable FOD.

Handling of input reference switchover and holdover operation is under control of the external filter algorithm in this case. Necessary control and status signals to handle these cases in external logic can be provided by proper configuration of the GPIO pins, as described in the General Purpose Input/Outputs (GPIOs).

5.27.6 Jitter Attenuator Disciplined with Oscillator Operation

Similarly to the Synthesizer mode being disciplined by an external oscillator, a jitter attenuator may also be similarly disciplined as shown in Figure 27. This provides stability for the DPLL channel when in holdover. Also, when the jitter attenuator is locked, the oscillator may be used to enhance close-in phase noise performance.



Figure 27. Jitter Attenuator Disciplined with Oscillator Operation

5.28 Digitally-Controlled Oscillator Operation via External Control

Any DPLL channel can be operated as an externally-controlled DCO independently from any other channel. There are several different control methods that can be used depending on the application needs. Each is described individually in the following sub-sections. Phase and/or frequency updates will be calculated using external methods and written into the RC32614A over the serial port.

5.28.1 Write-Frequency Mode

For a DPLL channel in this mode a Frequency Control Word (FCW) is used to adjust the frequency output of the DCO (by steering the FOD) and the phase detector and loop filter are essentially bypassed. All the filtering is done by an external device and the frequency offset written into the Write Frequency Configuration register is passed on directly to the output clocks, as displayed in Figure 28. When applied, the FCW will not cause any missing pulses or glitches in the output clock, although a large frequency jump may cause issues with devices receiving this clock. The output will remain at this frequency until a new FCW is written.

If supported by the device, Combo Mode can be used to add additional offsets to the write frequency offset.



Figure 28. External DCO Control via Frequency Control Word

The FCW is a 42-bit 2's-complement value. The FCW has a granularity of 1.11 ´ 10-10ppm and a full range of +244.20ppm to -244.08ppm of the nominal DCO frequency. A positive value will increase the output frequency and a negative one will decrease the output frequency. The formula for calculation of the FCW from the fractional frequency offset (FFO) is

$$FCW = \left(1 - \frac{1}{\left(1 + \frac{FFO}{10^6} \right)} \right) \times 2^{53}$$

Where,

- FFO = Fractional Frequency Offset, in ppm
- FCW = Frequency Control Word (Positive or Negative Integer)

The value resulting from the above calculation must be converted to a 42-bit 2's complement value and then sign-extended to 48 bits to be written into the register.

Write frequency mode can be used to make phase changes on the output. For fine resolution, phase changes are done by controlling the DCO's frequency. Coarse phase adjustments should be done by snap-alignment method by using the Phase Offset registers (for information, see Output Coarse Phase Adjustment). Using the Phase Offset registers is referred to as the snap-alignment method since the output will snap directly to that new phase rather than moving smoothly to it over time. The snap-alignment method provides fast coarse phase alignments, and therefore, it should be used to bring the phase close to the desired value and then use the DCO in write frequency mode to fine tune it. Since write frequency mode is changing the frequency, the phase will move smoothly over time without any jumps.

5.28.2 Increment / Decrement Registers and Pins

The DCO frequency update can also be done by applying a preset frequency offset value to be added or to be subtracted from a cumulative FCW value. The cumulative FCW value functions as described in the previous section.

One or more GPIO pins can be configured to perform the increment or decrement frequency offset function on a specific DCO. For information on how to configure the GPIOs, see General Purpose Input/Outputs (GPIOs).

5.28.3 Write-Phase Mode

In this mode for a DPLL channel, the Phase Control Word (PCW) is written by the external control logic over the serial port to directly control the DCO phase with hardware controlled bandwidth and phase slope limiting (see Figure 29). In this mode, the DPLL loop bandwidth and the phase slope limiting are programmable and will affect the output phase as it is adjusted.

The PCW applied to the Digital Loop Filter is equivalent to applying a phase error measured by the on-chip Phase / Frequency Detector to the Digital Loop Filter when the DPLL is operating in closed loop. The update rate needs to be at least 60 times the loop filter bandwidth. As an example, for 0.1Hz per G.8273.2, the update should be greater than 6Hz; but for 17Hz the update should be greater than 1000Hz.The rate of adjustment of phase on the DCO output is controlled by Digital Loop Filter settings. For information on configuring related DPLL parameters such as loop bandwidth and phase slope limiting, see Digital Phase Locked Loop (DPLL). This method allows for a better control of the output clock since all parameters are controlled in hardware. This change will not cause any missing pulses or glitches in the output clock. Also, because the output frequency is changed only at a rate determined by the loop filter, this should not cause any issues, if properly configured, with devices receiving this clock.

Note that the PCW must be reduced over time or the DPLL will continue to adjust the DCO frequency to remove the "phase error". This can be adjusted by external software.



Figure 29. External DCO Control via Phase Control Word

To assist in the above, there is an optional timer associated with the PCW. This allows a phase control word to be applied for a limited period of time after which it will be automatically reset to zero or placed into holdover by the RC32614A, and therefore, it will avoid the DCO continuing to apply the phase adjustment indefinitely until it reaches its tuning range limits. The timer value is a 16-bit integer that has a granularity of 1 millisecond and a full range of up to 65.535 seconds.

The PCW is a 32-bit 2's-complement value. The resolution of the PCW is 50ps and the range is ±107.3741824ms. Writing a positive value will result in the output frequency getting faster. This will shorten the clock periods, moving the clock edges to the left as seen on an oscilloscope. A negative value will slow the output frequency.

5.29 Adjusting Phase while in Closed Loop Operation

There may be usage scenarios that require adding a phase offset from an external software-controlled process to an output clock that is locked to an input clock. That function can also be supported as shown in Figure 30. In this mode, the amount of phase offset needed consists of two components. The first is dependent on which input the DPLL is locked to. So a phase offset register is provided for each input to allow individual offsets to be specified per-input.



Figure 30. Phase Control in Closed Loop Operation

The second part of the phase offset configuration is for each DPLL. There is a register for each DPLL that allows for another offset value to be specified that is independent of which input is active. The actual Phase Offset Value applied will be calculated by the RC32614A using the per-input phase offset value for the currently active input summed with the phase offset value for the DPLL channel. During input reference switching, this value will be automatically recalculated at any switchover and applied as shown. Note that if an input is used on multiple DPLL channels, it may not be possible to maintain unique values per-input-per-DPLL. The calculated offset value is then summed with the measured phase error for that channel (phase difference between input reference and feedback value) to drive the DPLL to the desired phase.

The Phase Offset Value applied to the Digital Loop Filter is equivalent to applying a phase error measured by the on-chip Phase / Frequency Detector to the Digital Loop Filter when the DPLL is operating in closed loop.

5.30 Combo Mode

The combo mode is shown in Figure 31. In this mode, up to three channels are used, one of which is usually a DPLL channel. Each (receiving) DPLL or Satellite channel can source up to two other DPLLs including the System DPLL. In this mode, one DPLL is locked to an input reference clock, such as a Synchronous Ethernet clock, and can generate output clocks of different frequencies that track the Synchronous Ethernet input reference clock. The second channel is used as a DCO and it will be controlled externally, as an example by an IEEE 1588 clock recovery servo algorithm running in an external processor, or just track the first channel directly. This will not cause any missing pulses or glitches in the output clocks from either channel since all frequency changes are limited by at least one loop filter.

The physical layer clock and its output clock will act as the local oscillator for the DCO, and therefore the DCO can rely on a very stable clock. This is done all inside the device, no need to route the clocks externally. It is also important to be able to control phase transients in the SyncE clock. This can be done by either using an internal filter that will filter the SyncE transients, or by suppressing the SyncE based on SSM clock quality level.



Figure 31. Combo Mode

In this example, the IEEE 1588 timestamps are used to calculate the phase offset between the IEEE 1588 master's 1PPS pulse and the IEEE 1588 slave's 1PPS pulse and then align the two pulses by moving the slave's 1PPS pulse in phase. The slave must be able to move the 1PPS pulse by ±0.5s, and the RC32614A provides this capability.

5.31 Satellite Channel

One or more satellite channels can be associated with a source DPLL or DCO channel to increase the number of independently programmable FODs and output stages available to the source channel. Except for the System DPLL, any channel can be designated a source channel or be configured as a satellite channel.

Figure 32 shows a DPLL/DCO channel designated as the source for an associated satellite channel. The satellite tracks the fractional frequency offset of the source by applying the same frequency steering information used by the source channel. The frequency information is provided to the satellite via the Combo Bus. An internal alignment algorithm compares the phases of the source and satellite channels using an output Time to Digital Converter (TDC) and it controls the satellite to ensure tight phase alignment.

For satellite channel applications, the source and satellite master divider output clocks must be of the same frequency to enable phase comparison by the output TDC. In addition, the master divider output frequency must be a common factor of the frequencies of all output clocks that are to be aligned.

For master divider output frequencies lower than 1MHz, GLOBAL_SYNC_EN must be enabled for the source and satellite channels, this will prevent long initial alignment times. The initial phase difference between the source and satellite channel can be up to half the period of the master divider output clock. Initial phase differences larger than 500ns can require significant time to eliminate. After initial alignment is achieved, then GLOBAL_SYNC_EN can be disabled if desired.



Figure 32. Satellite Channel and Source Channel

For more information about configuring satellite channels, please see the Renesas application note titled Auto-Alignment of Outputs.

5.32 Time-of-Day (ToD) Operation

Unless otherwise specified, any referenced bits or registers throughout this section reside in the TOD_X section of the register map, where X ranges from 0 to 3. Base address for TOD_0 is CBCCh (offset 000h). For more information about other TOD registers, see the *8A3xxxx Family Programming Guide*.

Four of the DPLL paths (DPLL0 to DPLL3) are connected to an independent Time of Day (ToD) counter or accumulator, which can be used to time-stamp external events using various triggers/latches described below, and/or can be used to represent local PTP clock (i.e., centralized for the system). The ToD accumulator tracks the input reference clock or packet stream that the DPLL is locked to, and synchronizes the output clocks and a 1PPS sync pulse signal generated from the same DPLL.

The ToD accumulator is based on the PTP EPOCH and records the Time of Day in PTP format: 48-bit seconds, 32-bit nanoseconds (roll-over at 9999,9999,999, making it an effective 30-bit counter), and an 8-bit fractional sub-nanoseconds. So all ToD registers are 11-byte (11B) in length. The ToD accumulator is clocked by the same FOD clock that goes to the output integer dividers, and supports the following clock rates:

- Any clock rate based on M/N ´ 500MHz (M and N are 16-bit numbers), from 500MHz up to a maximum of 1GHz
- Standard Ethernet or FEC Ethernet rates, based on M/N ´ 625MHz (M and N are 8-bit numbers), from 625MHz up to a maximum of 1GHz[1]
- For all other clock rates, the Time of Date accumulator can be used as a cycle counter. In that case, a count of 1 is accumulated and the 32-bit nanosecond bit-field with the roll-over tracked in the 48-bit second bit-field, making it an 80-bit cycle counter. The 8-bit sub-ns bitfield will remain at zero.

In order to avoid truncation errors for the sub-nanoseconds, a flexible modulus accumulator is used, as displayed below.



Figure 33. ToD Accumulator

5.32.1 ToD Triggers and Latches

In order to synchronize the RC32614A Time of Day with a Time of Day source (such as a IEEE 1588 server), the device has several triggers and latches available. These can be used to select on which trigger the ToD accumulator can be synchronized to a preprogrammed value and to latch the ToD accumulator to sample the Time of Day.

Sources of triggers/latches are:

- Read/write access to the ToD registers
- Active edge of internal 1PPS (as a read trigger only)
- Active edge of an external Sync Pulse (1PPS, PPeS, etc)
- Active edge of a GPIO signal (as a read trigger only)
- Internal Global Timer, based on System PLL
- Read/write access to a pre-configured CSR
- Interrupt source, directed to a GPIO

The ToD accumulator value can also be updated and distributed by the RC32614A using PWM (see Pulse-Width Modulation Encoders, Decoders, and FIFO).

5.32.1.1 Read/Write to ToD or ToD-based Registers

Unless otherwise specified, any referenced bits or registers throughout this section reside in the TOD_WRITE_X section of the register map, where X ranges from 0 to 3. TOD_WRITE_0 is CC00 (Offset 000h to 00Fh). TOD_READ_PRIMARY_0 base address CC40h (offset 000h to 000Eh). For more information about other TOD registers, see the *8A3xxxx Family Programming Guide*.

For general 1588 applications, the ToD accumulator must be synchronized to the overall network Time of Day. This can be done by programming the ToD accumulator with the network Time of Day using a simple write to the 11B ToD register. The update of the ToD accumulator with the 11B ToD register value is triggered on the final write to the MSB of the ToD second register. The ToD accumulator will be updated with the ToD value after a maximum of X clock cycles of the ToD accumulator clock. For better precision on programming the ToD accumulator, the Active Edge Sampling and Loading and Other Asynchronous Events mechanisms should be used.

Similarly, the ToD accumulator can be read at any time by the microprocessor. The latch of the ToD accumulator value is triggered on an initial read to the previous word before the ToD register. The full 11B ToD value can be subsequently read after this access, or a burst access starting at the previous word can be performed. The ToD register is updated with the ToD accumulator value after a maximum of X clock cycles of the ToD accumulator clock. For better precision on latching the ToD accumulator, the Active Edge Sampling and Loading and Other Asynchronous Events mechanisms should be used.

The RC32614A also supports latching of the ToD accumulator on read/write access to specific programmed register. The desired register to trigger or latch the ToD accumulator is programmed via register. The latched ToD value is contained in the Register ToD FIFO.

5.32.1.2 Active Edge Sampling and Loading

The RC32614A provides precise triggering and latching of the ToD accumulator using an active edge of an internal synchronous clock (i.e., 1PPS) or an external Sync Pulse or event (i.e., GPIO).

The following active-edge sources can latch a Time of Day value from the ToD accumulator on a single edge or on continuous active edges.

- External Sync Pulse (1PPS, PPeS, etc.)
  - 11B ToD value will be latched in the FIFO on next active edge
- PWM
  - 11B ToD will be latched on internal 1PPS. The 11B ToD value will be sent out on the corresponding PWM_PPS frame (see Pulse-Width Modulation Encoders, Decoders, and FIFO
  - Alternately, 11B ToD may be latched on a PWM_PPS “reply” request and sent out on a PWM_PPS frame.

The following active edge sources can trigger the programming of the ToD accumulator on a single edge or on continuous active edges.

- External Sync Pulse (1PPS, PPeS, etc.)
  - Value in 11B ToD register will be programmed into ToD accumulator on next active edge
- PWM
  - 11B ToD value from the PWM_PPS frame will be programmed into ToD accumulator on the next PWM_PPS Frame reception (see Pulse-Width Modulation Encoders, Decoders, and FIFO)

When using GPIOs, there will be an inaccuracy due to internal delays. For better precision on latching the ToD accumulator, use an unused reference clock/pulse input.

5.32.1.3 Other Asynchronous Events

The RC32614A also provides precise triggering and latching of the ToD accumulator of an asynchronous event, such as an interrupt source directed to a GPIO or the global system timer.

When a GPIO is used for interrupt(s), the ToD accumulator can be latched to indicate when the interrupt event occurred. As previously mentioned, due to internal delays to the GPIO block, the precision of the interrupt active edge sampling will have an error.

The global system timer will can be programmed to trigger on the expiration of a countdown timer. The counter is in steps of the system clock (2.5ns ± the accuracy of the oscillator).

5.32.2 GPIO Functions Associated with ToD Operation

- Time-of-Day (ToD) trigger input – In this mode of operation, the GPIO acts as an input that will latch the current Time-of-Day value into one of internal ToD registers. The register affected by which GPIO must be pre-configured via registers over the serial port. For information on ToD registers, see Time-of-Day (ToD) Operation.
- Time-of-Day Trigger Output – In this mode of operation, the GPIO acts as an output that will assert at a specific Time-of-Day value programmed into one of internal ToD registers. The register affected by the GPIO must be pre-configured via registers over the serial port. For information on ToD registers, see Time-of-Day (ToD) Operation.

5.33 Pulse-Width Modulation Encoders, Decoders, and FIFO

Unless otherwise specified, any referenced bits or registers throughout this section reside in the PWM_ENCODER_X and PWM_DECODER_X section of the register map, where X ranges from 0 to 7, and 0 to 15, respectively. Base address for PWM_ENCODER_0 is CB00h (offset 000h to 0004h) and PWM_DECODER_0 is CB40h (offset 000h to 005h). For more information about other PWM_ENCODER and PWM_DECODER registers, see the *8A3xxxx Family Programming Guide*.

Each output on the RC32614A can encode information onto a carrier clock using pulse-width modulation (PWM). The rising edge of the carrier clock is not affected by the pulse-width modulation, allowing for unaware devices to still lock to the carrier clock. The falling edge of the clock is modulated to represent one of three symbols: space (no modulation), logic 0 (25% modulation), and logic 1 (75% modulation). This is displayed below, along with a sample of an encoded stream.



Figure 34. PWM Coded Symbols

Each input on the RC32614A can decode information from a carrier clock using pulse-width modulation (PWM). The carrier clock and/or decoded information can then be sent to any DPLL or to the System DPLL.

The supported carrier frequencies are in the range of 8kHz to 25MHz. For the encoder, the source of the carrier clock can be from a DPLL or the System DPLL.

The PWM mechanism can use a “Signature” to mark the position of a 1 second boundary (1PPS) that is synchronous to the carrier. Or, the PWM mechanism can use “Framing”, where data channels are modulated onto the carrier to carry additional information; such as the 1PPS boundary (which can be synchronous or asynchronous to the carrier), Time of Day (ToD), and/or the difference between the frequency and phase of a clock that is asynchronous to the carrier clock. These data channels use fixed size frames to send information on the carrier (see PWM Frames).

5.33.1 PWM Signature

When using Signature mode, the 8-symbol Signature is programmable and includes any combination of ZERO, ONE, or SPACE symbols. The only restriction is that the first symbol transmitted must be either a ZERO or a ONE. In Signature mode, no additional PWM Frames are sent out on the carrier, and the 1PPS source (from the ToD accumulator or the other divided down output clock) is synchronous with the carrier (i.e., sourced from the same DPLL).

The PWM Signature is transmitted immediately following reception of a 1PPS pulse from the ToD accumulator (default) or the other divided down output (DPLL0~3 only). As displayed in Figure 35, a ZERO symbol is sent out as the first symbol of the Signature. For DPLL0~3, the selection of the carrier can be either of the two outputs (with the other being the available divided down source for 1PPS).



Figure 35. PWM Signature – 1PPS Encoding Example

5.33.2 PWM Frames

The PWM Frame is an alternative to the PWM Signature, and must be used if multiple data channels are required, if ToD information needs to be transferred in addition to 1PPS, and/or if the carrier is asynchronous with the 1PPS source. The PWM data channel mechanism works by encoding/decoding “frames” contained on a carrier clock. These 112-bit (14 Bytes) frames consist of a 23-bit header followed by 11 bytes of payload and a parity bit. The parity is calculated over the entire 14B frame.



Figure 36. PWM Frame

The PWM Frame Header is comprised of the following:

- Command Code (3-bits)
- Source Encoder ID (8-bits), defined in register SCSR_PWM_ENCODER_ID
- Broadcast (1-bit)
- Destination Decoder ID (8-bits), defined in register SCSR_PWM_DECODER_ID



Figure 37. PWM Frame Header

The RC32614A encoders and decoders supports four Command Codes natively in hardware: PWM_PPS (000b), PWM_SYNC (011b), PWM_READ (010b), and PWM_WRITE (1000b).

The Source Encoder ID represents a unique identifier of the originator of the PWM frame. An RC32614A can be assigned a unique identifier but the originator can also be internal to the originator device, such as one of the DPLLs or System PLL.

The Broadcast bit means that all devices on the carrier clock should process the PWM frame. If this bit is “1”, the Destination Decoder ID is ignored. This bit is only set by a “Master” device, such as an RC32614A on a Timing Card.

The Destination Decoder ID represents a unique identifier of a remote device. An RC32614A can be assigned a unique identifier but the destination can also be internal to the destination device, such as one of the DPLLs or System PLL.

5.33.3 1PPS and ToD Distribution (PWM_PPS)

The most practical use of the PWM encoder is the ability to encode the 1PPS phase information onto the 1588 carrier clock (see Figure 38). As previously mentioned, each occurrence of 1PPS can send out an 8-symbol Signature frame. However, if any other PWM frame data channel is required (e.g., PWM_SYNC, PWM_READ/WRITE) or if ToD information needs to be transferred or if the carrier is asynchronous with the 1PPS source, then the PWM_PPS framing must be enabled.

This mechanism uses a standard PWM Frame to represent the 1PPS and, optionally, ToD information. For DPLL/DOCO0~3 encoders, any of the four ToD accumulators can be selected as the source of the PPS, which allows for the use of an asynchronous carrier. For DPLL/DOCO0~3 decoders, any of the four ToD accumulators can be selected to be updated with received ToD information.

Figure 38 shows the PWM_PPS Frame format. A PWM_PPS frame is transmitted immediately following reception of a 1PPS pulse from a ToD accumulator (default), or the other divided down output (DPLL0~3 only). If the ToD accumulator is asynchronous to the carrier, then the PWM_PPS frame will be sent out earlier on the carrier, and the offset will be included in the ToD data field. On reception, the decoder can optionally generate an internal 1PPS that can be selected by any of the DPLLs.

Figure 38. PWM Frame – PWM_PPS

5.34 Recommendations for Unused Input and Output Pins

5.34.1 Inputs

5.34.1.1 CLKx / nCLKx Input

For applications that do not require the use of the reference clock input, both CLK and nCLK should be left floating. If the CLK/nCLK input is connected but not used by the device, it is recommended that CLK and nCLK not be driven with active signals.

5.34.1.2 LVCMOS Control Pins

LVCMOS control pins have internal pull-ups; additional resistance is not required but can be added for additional protection. A 1kΩ resistor can be used.

5.34.2 Outputs

5.34.2.1 LVCMOS Outputs

Any LVCMOS output can be left floating if unused. There should be no trace attached. The mode of the output buffer should be set to tri-stated to avoid any noise being generated.

5.34.2.2 Differential Outputs

All unused differential outputs must be left floating. Renesas recommends that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

5.34.3 Power Connections

The power connections of the RC32614A can be grouped as shown in Table 43 if all members of each group are using the same voltage level.

Table 43. Power Connection Grouping

Group	Power Connections	Notes
1	V_{DDD_1}, V_{DDD_2}, V_{DD_CLK}	
2	$V_{DDA\_PDCP\_XTAL}$	
3	V_{DDA_FB}	
4	V_{DDA_LC}	
5	V_{DDA}, V_{DDREF_INT}	
6	$V_{DD\_DIA\_A}$, $V_{DD\_DIA\_B}$, $V_{DD\_DIA\_C}$	Combining these is a possible source of coupling between frequency domains; they should be separate unless all FODs and outputs are in the same frequency domain.
7	V_{DDO_Qx}[1], V_{DDO_INT}	Can share supplies if output frequencies are the same; otherwise, keep separated to avoid spur coupling. If all outputs Qx/nQx[2] associated with any particular V_{DDO_Qx} pin are not used, the power pin can be left floating.
8	V_{DDDO_Qy}[3]	If all outputs Qy/nQy[4] associated with any particular V_{DDO_Qy} pin are not used, the power pin can be left floating.

1. V_{DDO_Qx} denotes: V_{DDO_Q0}, V_{DDO_Q1}, V_{DDO_Q2}, V_{DDO_Q3}, V_{DDO_Q4}, V_{DDO_Q5}, V_{DDO_Q6}, V_{DDO_Q7}, V_{DDO_Q8}, V_{DDO_Q9}.
2. Qx denotes: Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8, or Q9.
3. V_{DDO_Qy} denotes: V_{DDO_Q10A}, V_{DDO_Q10B}, V_{DDO_Q10C}, V_{DDO_Q10D}.
4. Qy denotes: Q10A, Q10B, Q10C, or Q10D.

5.35 Clock Input Interface

The RC32614A accepts both single-ended and differential inputs. For information on input terminations, see Quick Guide - Output Terminations (AN-953) located on the RC32614A product page.

If you have additional questions on input types not covered in the application discussion, or if you require information about register programming sequences for changing the differential inputs to accept LVCMOS inputs levels, see *Termination - AC Coupling Clock Receivers (AN-844)* or contact Renesas technical support.

5.36 Overdriving the XTAL Interface

The OSCI input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The OSCI input is internally biased at 1V. The OSCO pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/ns. For 1.8V LVCMOS, inputs can be DC-coupled into the device as shown in Figure 39. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. For limits on the frequency that can be used, see Table 21.



Figure 39. 1.8V LVCMOS Driver to XTAL Input Interface

Figure 40 shows an example of the interface diagram for a high-speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω. This can also be accomplished by removing R1 and changing R2 to 50Ω. The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver.



Figure 40. LVCMOS Driver to XTAL Input Interface

Figure 41 shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components may not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.



Figure 41. LVPECL Driver to XTAL Input Interface

5.36.1 Wiring the Differential Input to Accept Single-Ended Levels

For information, see the Differential Input to Accept Single-ended Levels Application Note (AN-836).

5.37 Termination for Differential Outputs

5.37.1 Direct-Coupled Termination for Q0-to-Q9 Differential Outputs

For all types of differential protocols, the same termination schemes are recommended (see Figure 42 and Figure 43). These schemes are the same as normally used for an LVDS output type.

The recommended value for the termination impedance (ZT) is between 90Ω and 132Ω. The actual value should be selected to match the differential impedance (ZDiff) of your transmission line. A typical point-to-point LVDS design uses a 100Ω parallel resistor at the receiver and a 100Ω differential transmission-line environment. To avoid any transmission-line reflection issues, the components should be surface-mounted and must be placed as close to the receiver as possible.



Figure 42. Standard LVDS Termination

5.37.2 AC-Coupled Termination for Q0-to-Q9 Differential Outputs



Figure 43. AC Coupled LVDS Termination

For alternate termination schemes, see “LVDS Termination” in Quick Guide - Output Terminations (AN-953) located on the device product page, or contact Renesas for support.

5.37.3 Direct-Coupled Termination for UPN APLL HCSL Outputs

For HCSL differential protocol, the following termination scheme is recommended (see Figure 44). A typical HCSL design uses a 50Ω resistor to ground at the receiver. The RC32614A supports source termination (see Figure 44), with an internal 42.5Ω resistor to ground at the transmitter.

For alternate termination schemes, see HCSL Terminations in Quick Guide - Output Terminations (AN-953), or contact Renesas for support.



Figure 44. Standard HCSL Termination

5.37.4 AC-Coupled Termination for UPN APLL HCSL Outputs

AC-coupling for HCSL is shown in Figure 45, which assumes a 100Ω differential transmission-line environment.

No terminations are needed between the RC32614A and the AC-coupling capacitors. Select the resistors on the receiver side of the AC-coupling capacitors to provide an appropriate voltage bias for the particular receiver. Consult receiver specifications for details. Finally, a 100Ω resistor across the differential pair, located near the receiver attenuates or prevents reflections that may corrupt the clock signal integrity.

It may also be useful to consult *Quick Guide - Output Terminations (AN-953)* located on the 8A34001 product page, or contact Renesas Electronics for support.



Figure 45. AC-Coupling Termination

5.38 Crystal Recommendation

For the latest vendor / frequency recommendations, please contact Renesas.

5.39 External I2C Serial EEPROM Recommendation

An external I^2C EEPROM can be used to store configuration data and/or to contain device update data. An EEPROM with 8Kbit capacity is sufficient to store a full configuration. However, the recommendation is to use an EEPROM with a 1Mbit capacity in order to support future device updates. Renesas has validated and recommends the use of the Microchip 24FC1025 or OnSemi CAT24M01 1Mbit EEPROM.

5.40 Schematic and Layout Information

The RC32614A requires external load capacitors to ensure the crystal will resonate at the proper frequency. For recommended values for external tuning capacitors, see Table 44.



Figure 46. AC-Coupling Termination

Table 44. Recommended Tuning Capacitors for Crystal Input

Crystal Nominal C_L Value (pF)	Recommended Tuning Capacitor Value (pF)[1]	
	OSCI Capacitor (pF)	OSCO Capacitor (pF)
8	2.7	2.7
10	13	3.3
12	27	3.3
18[2]	27	3.3

1. Recommendations are based on 4pF stray capacitance on each leg of the crystal. Adjust according to the PCB capacitance.
2. This will tune the crystal to a CL of 12pF, which is fine when channels are running in jitter attenuator mode or referenced to an XO. It will present a positive ppm offset for channels running exclusively in Synthesizer mode and referenced only to the crystal.

6. Power Considerations

For power and current consumption calculations, refer to the Renesas Timing Commander tool.

7. Package Outline Drawing

The package outline drawings are located at the end of this document and are accessible from the Renesas website (see package links in Ordering Information). The package information is the most current data available and is subject to change without revision of this document.

8. Ordering Information

Part Number[1]	Package	Carrier Type	Temperature Range
RC32614AXXXGBB#BC0	144-CABGA, 10 x 10 mm; RoHS Compliant	Tray	-40 to +85°C
RC32614AXXXGBB#HC0	144-CABGA, 10 x 10 mm; RoHS Compliant	Tape and Reel	-40 to +85°C

1. For unprogrammed devices, replace the “XXX” place holder with “000”. For custom programmed devices, replace the “XXX” place holder with the “dash code” in the datasheet addendum provided by Renesas.

9. Product Identification

Part Number	JTAG ID	Product ID
RC32614A	0x648	0x2614

10. Revision History

Revision	Date	Description
1.02	Apr 12, 2022	▪ Updated the *8A3xxxx Family Programming Guide* version reference to 5.3 (see Functional Description)
1.01	Jan 26, 2022	▪ Added Thermal Information ▪ Updated the Output Phase Jitter Characteristics in Table 8 ▪ Removed maximum $PSNR_U$ from Table 9 ▪ Updated DPLL lock time in Table 10 ▪ Completed other minor changes
1.00	Nov 11, 2021	Initial release.

DATE	REVISIONS		
CREATED	REV	DESCRIPTION	AUTHOR
01/27/16	00	INITIAL RELEASE	CK
03/28/17	01	ADD BALL NUMBERING IN COLUMN 12	CK
NOTE: REFER TO DCP FOR OFFICIAL RELEASE DATE			



TOP VIEW



BOTTOM VIEW



SIDE VIEW

TOLERANCES UNLESS SPECIFIED
DECIMAL ANGULAR
XX±0.10 ±
XXX±0.050
XXXX±

IDT®
www.IDT.com
6024 Silver Creek Valley Road
San Jose, CA 95138
PHONE: (408) 284-8200
FAX: (408) 284-8591

TITLE AJ/AJG144 PACKAGE OUTLINE
10.0 mm SQ BODY
0.8 mm PITCH CABGA

SIZE	DRAWING No.	REV
C	PSC-4637	01

DO NOT SCALE DRAWING | SHEET 1 OF 2

DATE CREATED	REVISIONS		
	REV	DESCRIPTION	AUTHOR
01/27/16	00	INITIAL RELEASE	CK
03/28/17	01	ADD BALL NUMBERING IN COLUMN 12	CK
NOTE: REFER TO DCP FOR OFFICIAL RELEASE DATE			



RECOMMENDED LAND PATTERN

NOTE:

1) ALL dimensions are in mm, Angles in degrees.
2) Top down view, as view on PCB.
3) NSMD Land Pattern Assumed
4) Land Pattern Recommendation as per IPC-7351B generic requirement for surface mount design and Land Pattern.

TOLERANCES UNLESS SPECIFIED
DECIMAL ANGULAR
XX± ±
XXX±
XXXX±

IDT
6024 Silver Creek Valley Road
San Jose, CA 95138
PHONE: (408) 284-8200
FAX: (408) 284-8591
www.IDT.com

TITLE AJ/AJG144 PACKAGE OUTLINE
10.0 mm SQ BODY
0.8 mm PITCH CABGA

SIZE	DRAWING No.	REV
C	PSC-4637	01

DO NOT SCALE DRAWING | SHEET 2 OF 2

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.