

# RD74VT1G245

## Bus Transceiver with 3–state Output / Dual Supply Voltage Translator

REJ03D0494–0200

Rev.2.00

Apr. 01, 2005

### Description

The RD74VT1G245 has one buffer in a 6 pin package. When DIR is high, data is transferred from the A inputs to the B outputs, and when DIR is low, data is transferred from the B inputs to the A outputs. And this product has two terminals ( $V_{CCA}$ ,  $V_{CCB}$ ),  $V_{CCA}$  is connected with control input and A bus side  $V_{CCB}$  is connected with B bus side.  $V_{CCA}$  and  $V_{CCB}$  are isolated. The A port is designed to track  $V_{CCA}$ , which accepts voltages from 1.2V to 3.6V, and the B port is designed to track  $V_{CCB}$ , which operation at 1.2V to 3.6V. Therefore, Bidirectional board voltage conversion is possible. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life.


### Features

- This product function as level shift transceiver that change  $V_{CCA}$  input level to  $V_{CCB}$  output level,  $V_{CCB}$  input level to  $V_{CCA}$  output level by providing different supply voltage to  $V_{CCA}$  and  $V_{CCB}$ .
- Supply voltage range:
  - $V_{CCA} = 1.2$  to  $3.6$  V
  - $V_{CCB} = 1.2$  to  $3.6$  V
- Operating temperature range:  $-40$  to  $+85^{\circ}\text{C}$
- Control input  $V_{I(\max)} = 3.6$  V ( $@V_{CCA} = 0$  to  $3.6$  V)
- A bus side input outputs  $V_{I/O(\max)} = 3.6$  V ( $@V_{CCA} = 0$  V or Output off state)
- B bus side input outputs  $V_{I/O(\max)} = 3.6$  V ( $@V_{CCB} = 0$  V or Output off state)
- High output current
 

A bus side: <ul style="list-style-type: none"> <li><math>\pm 2</math> mA (<math>@V_{CCA} = 1.2</math> V)</li> <li><math>\pm 4</math> mA (<math>@V_{CCA} = 1.5 \pm 0.1</math> V)</li> <li><math>\pm 6</math> mA (<math>@V_{CCA} = 1.8 \pm 0.15</math> V)</li> <li><math>\pm 18</math> mA (<math>@V_{CCA} = 2.5 \pm 0.2</math> V)</li> <li><math>\pm 24</math> mA (<math>@V_{CCA} = 3.3 \pm 0.3</math> V)</li> </ul>	B bus side: <ul style="list-style-type: none"> <li><math>\pm 2</math> mA (<math>@V_{CCB} = 1.2</math> V)</li> <li><math>\pm 4</math> mA (<math>@V_{CCB} = 1.5 \pm 0.1</math> V)</li> <li><math>\pm 6</math> mA (<math>@V_{CCB} = 1.8 \pm 0.15</math> V)</li> <li><math>\pm 18</math> mA (<math>@V_{CCB} = 2.5 \pm 0.2</math> V)</li> <li><math>\pm 24</math> mA (<math>@V_{CCB} = 3.3 \pm 0.3</math> V)</li> </ul>
--	--
- Ordering Information

Part Name	Package Type	Package Code (Previous Code)	Package Abbreviation	Taping Abbreviation (Quantity)
RD74VT1G245CLE	WCSP–6 pin	SXBG0006KB–A (TBS–6AV)	CL	E (3,000 pcs / reel)

Article Indication




Function Table

Input	Operation
DIR	
L	B → A
H	A → B


H: High level

L: Low level

Pin Arrangement



## Logic Diagram



## Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	$V_{CCA}, V_{CCB}$	-0.5 to 4.6	V	
Input voltage range <sup>*1</sup>	$V_I$	-0.5 to 4.6	V	DIR
Input/output voltage range <sup>*1, 2</sup>	$V_{I/O}$	-0.5 to $V_{CCA}+0.5$	V	A port output: "H" or "L"
		-0.5 to 4.6		A port output: "Z" or $V_{CCA}$ : OFF
		-0.5 to $V_{CCB}+0.5$		B port output: "H" or "L"
		-0.5 to 4.6		B port output: "Z" or $V_{CCB}$ : OFF
Input clamp current	$I_{IK}$	-50	mA	$V_I < 0$
Output clamp current	$I_{OK}$	-50	mA	$V_O < 0$
		50		$V_O > V_{CC}+0.5$
Continuous output current	$I_O$	$\pm 50$	mA	
Continuous output current $V_{CC}$ or GND	$I_{CCA}, I_{CCB}, I_{GND}$	$\pm 100$	mA	
Package Thermal impedance	$\theta_{ja}$	123	$^{\circ}\text{C}/\text{W}$	
Storage temperature	$T_{stg}$	-65 to 150	$^{\circ}\text{C}$	

Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.

## Recommended Operating Conditions

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	$V_{CCA}$	1.2 to 3.6	V	
	$V_{CCB}$	1.2 to 3.6		
Input/Output voltage	$V_I$	0 to 3.6	V	DIR
	$V_{IO}$	0 to $V_{CCA}$	V	A port output: "H" or "L"
		0 to 3.6		A port output: "Z" or $V_{CCA}$ : OFF
		0 to $V_{CCB}$		B port output: "H" or "L"
	0 to 3.6	B port output: "Z" or $V_{CCB}$ : OFF		
Output current	$I_{OHA}$	-2	mA	$V_{CCA} = 1.2\text{ V}$
		-4		$V_{CCA} = 1.5 \pm 0.1\text{ V}$
		-6		$V_{CCA} = 1.8 \pm 0.15\text{ V}$
		-18		$V_{CCA} = 2.5 \pm 0.2\text{ V}$
		-24		$V_{CCA} = 3.3 \pm 0.3\text{ V}$
	$I_{OHB}$	-2	mA	$V_{CCB} = 1.2\text{ V}$
		-4		$V_{CCB} = 1.5 \pm 0.1\text{ V}$
		-6		$V_{CCB} = 1.8 \pm 0.15\text{ V}$
		-18		$V_{CCB} = 2.5 \pm 0.2\text{ V}$
		-24		$V_{CCB} = 3.3 \pm 0.3\text{ V}$
	$I_{OLA}$	2	mA	$V_{CCA} = 1.2\text{ V}$
		4		$V_{CCA} = 1.5 \pm 0.1\text{ V}$
		6		$V_{CCA} = 1.8 \pm 0.15\text{ V}$
		18		$V_{CCA} = 2.5 \pm 0.2\text{ V}$
		24		$V_{CCA} = 3.3 \pm 0.3\text{ V}$
	$I_{OLB}$	2	mA	$V_{CCB} = 1.2\text{ V}$
		4		$V_{CCB} = 1.5 \pm 0.1\text{ V}$
		6		$V_{CCB} = 1.8 \pm 0.15\text{ V}$
		18		$V_{CCB} = 2.5 \pm 0.2\text{ V}$
		24		$V_{CCB} = 3.3 \pm 0.3\text{ V}$
Input transition rise or fall time	$\Delta t / \Delta v$	10	ns / V	
Operation free-air temperature	$T_a$	-40 to 85	°C	

## Electrical Characteristics

(Ta = -40 to 85°C)

Item	Symbol	V <sub>CCA</sub> (V)*	V <sub>CCB</sub> (V)*	Min	Typ	Max	Unit	Test conditions
Input voltage	V <sub>IHA</sub>	1.2	1.2 to 3.6	V <sub>CCA</sub> ×0.75	—	—	V	A port Control input
		1.5±0.1		V <sub>CCA</sub> ×0.70	—	—		
		1.8±0.15		V <sub>CCA</sub> ×0.65	—	—		
		2.5±0.2		1.6	—	—		
		3.3±0.3		2.0	—	—		
	V <sub>IHB</sub>	1.2 to 3.6	1.2	V <sub>CCB</sub> ×0.75	—	—	V	B port
			1.5±0.1	V <sub>CCB</sub> ×0.70	—	—		
			1.8±0.15	V <sub>CCB</sub> ×0.65	—	—		
			2.5±0.2	1.6	—	—		
			3.3±0.3	2.0	—	—		
	V <sub>IILA</sub>	1.2 to 3.6	1.2	—	—	V <sub>CCA</sub> ×0.25	V	A port Control input
			1.5±0.1	—	—	V <sub>CCA</sub> ×0.30		
			1.8±0.15	—	—	V <sub>CCA</sub> ×0.35		
			2.5±0.2	—	—	0.7		
			3.3±0.3	—	—	0.8		
	V <sub>IILB</sub>	1.2 to 3.6	1.2	—	—	V <sub>CCB</sub> ×0.25	V	B port
			1.5±0.1	—	—	V <sub>CCB</sub> ×0.30		
			1.8±0.15	—	—	V <sub>CCB</sub> ×0.35		
			2.5±0.2	—	—	0.7		
			3.3±0.3	—	—	0.8		
Output voltage	V <sub>OH</sub>	1.2 to 3.6	1.2 to 3.6	V <sub>CC</sub> -0.2	—	—	V	I <sub>OH</sub> = -100 μA
		1.2	1.2	0.9	—	—		I <sub>OH</sub> = -2 mA
		1.5±0.1	1.5±0.1	1.1	—	—		I <sub>OH</sub> = -4 mA
		1.8±0.15	1.8±0.15	1.25	—	—		I <sub>OH</sub> = -6 mA
		2.5±0.2	2.5±0.2	1.7	—	—		I <sub>OH</sub> = -18 mA
		3.3±0.3	3.3±0.3	2.2	—	—		I <sub>OH</sub> = -24 mA
	V <sub>OL</sub>	1.2 to 3.6	1.2 to 3.6	—	—	0.2	V	I <sub>OL</sub> = 100 μA
		1.2	1.2	—	—	0.3		I <sub>OL</sub> = 2 mA
		1.5±0.1	1.5±0.1	—	—	0.3		I <sub>OL</sub> = 4 mA
		1.8±0.15	1.8±0.15	—	—	0.3		I <sub>OL</sub> = 6 mA
		2.5±0.2	2.5±0.2	—	—	0.6		I <sub>OL</sub> = 18 mA
		3.3±0.3	3.3±0.3	—	—	0.55		I <sub>OL</sub> = 24 mA
	Input current	I <sub>IN</sub>	3.6	3.6	-1.5	—	1.5	μA
Off state output current	I <sub>OZ</sub>	3.6	3.6	-1.5	—	1.5	μA	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>
Output leakage current	I <sub>OFF</sub>	0	0	—	—	1.5	μA	V <sub>IN</sub> , V <sub>OUT</sub> = 0 to 3.6 V
Quiescent supply current	I <sub>CCA</sub>	1.2 to 3.6	1.2 to 3.6	-3.0	—	3.0	μA	I <sub>O(A port)</sub> = 0 V <sub>IN</sub> = V <sub>CCB</sub> or GND
	I <sub>CCB</sub>	1.2 to 3.6	1.2 to 3.6	-3.0	—	3.0		I <sub>O(B port)</sub> = 0 V <sub>IN</sub> = V <sub>CCA</sub> or GND
Increase in ICC per input	ΔI <sub>CCA</sub>	3.6	3.6	—	—	250	μA	A port or control V <sub>CCA</sub> -0.6 (1 input)
	ΔI <sub>CCB</sub>	3.6	3.6	—	—	250		B port V <sub>CCB</sub> -0.6 (1 input)
Input capacitance	C <sub>IN</sub>	3.3	3.3	—	3.5	—	pF	V <sub>IN</sub> = V <sub>CC</sub> or GND
Input/output capacitance	C <sub>I/O</sub>	3.3	3.3	—	6.0	—	pF	V <sub>O</sub> = V <sub>CC</sub> or GND

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.

## Switching Characteristics

$V_{CCA} = 3.3 \pm 0.3 \text{ V}$

Item	Symbol	From (input)	To (output)	Ta = -40 to 85°C										Unit	Test conditions
				V <sub>CCB</sub> = 1.2 V		V <sub>CCB</sub> = 1.5±0.1 V		V <sub>CCB</sub> = 1.8±0.15 V		V <sub>CCB</sub> = 2.5±0.2 V		V <sub>CCB</sub> = 3.3±0.3 V			
				Typ	Min	Max	Min	Max	Min	Max	Min	Max	Min		
Propagation delay time	t <sub>PLH</sub>	A	B	9.1	2.0	8.8	1.5	5.8	1.0	4.0	1.0	3.2	ns	C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ	
	t <sub>PHL</sub>			9.1	2.0	8.8	1.5	5.8	1.0	4.0	1.0	3.2			
	t <sub>PLH</sub>	B	A	4.0	1.0	4.2	1.0	3.8	1.0	3.4	1.0	3.2			
	t <sub>PHL</sub>			4.0	1.0	4.2	1.0	3.8	1.0	3.4	1.0	3.2			
Output Disable time	t <sub>HZ</sub>	DIR	A	4.0	1.0	4.5	1.0	4.5	1.0	4.5	1.0	4.5	ns	C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ	
	t <sub>LZ</sub>			4.0	1.0	4.5	1.0	4.5	1.0	4.5	1.0	4.5			
	t <sub>HZ</sub>	DIR	B	11.2	2.0	10.2	1.5	8.0	1.0	6.0	1.0	5.5			
	t <sub>LZ</sub>			11.2	2.0	10.2	1.5	8.0	1.0	6.0	1.0	5.5			
Output Enable time	t <sub>ZH</sub> <sup>*1</sup>	DIR	A	15.2	—	14.4	—	11.8	—	9.4	—	8.7	ns	C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ	
	t <sub>ZL</sub> <sup>*1</sup>			15.2	—	14.4	—	11.8	—	9.4	—	8.7			
	t <sub>ZH</sub> <sup>*1</sup>	DIR	B	13.1	—	13.3	—	10.3	—	8.5	—	7.7			
	t <sub>ZL</sub> <sup>*1</sup>			13.1	—	13.3	—	10.3	—	8.5	—	7.7			

Note: 1. The enable time is a calculated value, derived using the formula shown in the section entitled enable times on page 12.

$V_{CCA} = 2.5 \pm 0.2 \text{ V}$

Item	Symbol	From (input)	To (output)	Ta = -40 to 85°C										Unit	Test conditions
				V <sub>CCB</sub> = 1.2 V		V <sub>CCB</sub> = 1.5±0.1 V		V <sub>CCB</sub> = 1.8±0.15 V		V <sub>CCB</sub> = 2.5±0.2 V		V <sub>CCB</sub> = 3.3±0.3 V			
				Typ	Min	Max	Min	Max	Min	Max	Min	Max	Min		
Propagation delay time	t <sub>PLH</sub>	A	B	9.5	2.0	9.2	1.5	6.0	1.0	4.2	1.0	3.4	ns	C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ	
	t <sub>PHL</sub>			9.5	2.0	9.2	1.5	6.0	1.0	4.2	1.0	3.4			
	t <sub>PLH</sub>	B	A	4.7	1.0	4.8	1.0	4.6	1.0	4.2	1.0	4.0			
	t <sub>PHL</sub>			4.7	1.0	4.8	1.0	4.6	1.0	4.2	1.0	4.0			
Output Disable time	t <sub>HZ</sub>	DIR	A	4.2	1.0	4.7	1.0	4.7	1.0	4.7	1.0	4.7	ns	C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ	
	t <sub>LZ</sub>			4.2	1.0	4.7	1.0	4.7	1.0	4.7	1.0	4.7			
	t <sub>HZ</sub>	DIR	B	11.2	2.0	10.6	1.5	8.4	1.0	6.0	1.0	6.0			
	t <sub>LZ</sub>			11.2	2.0	10.6	1.5	8.4	1.0	6.0	1.0	6.0			
Output Enable time	t <sub>ZH</sub> <sup>*1</sup>	DIR	A	15.9	—	15.4	—	13.0	—	10.2	—	10.0	ns	C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ	
	t <sub>ZL</sub> <sup>*1</sup>			15.9	—	15.4	—	13.0	—	10.2	—	10.0			
	t <sub>ZH</sub> <sup>*1</sup>	DIR	B	13.7	—	13.9	—	10.7	—	8.9	—	8.1			
	t <sub>ZL</sub> <sup>*1</sup>			13.7	—	13.9	—	10.7	—	8.9	—	8.1			

Note: 1. The enable time is a calculated value, derived using the formula shown in the section entitled enable times on page 12.

## Switching Characteristics (Cont.)

$V_{CCA} = 1.8 \pm 0.15 \text{ V}$

Item	Symbol	From (input)	To (output)	Ta = -40 to 85°C										Unit	Test conditions
				V <sub>CCB</sub> = 1.2 V		V <sub>CCB</sub> = 1.5±0.1 V		V <sub>CCB</sub> = 1.8±0.15 V		V <sub>CCB</sub> = 2.5±0.2 V		V <sub>CCB</sub> = 3.3±0.3 V			
				Typ	Min	Max	Min	Max	Min	Max	Min	Max	Min		
Propagation delay time	t <sub>PLH</sub>	A	B	9.8	2.0	9.6	1.5	6.5	1.0	4.6	1.0	3.8	ns	C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ	
	t <sub>PHL</sub>			9.8	2.0	9.6	1.5	6.5	1.0	4.6	1.0	3.8			
	t <sub>PLH</sub>	B	A	6.4	1.5	7.2	1.5	6.5	1.5	6.0	1.5	5.8			
	t <sub>PHL</sub>			6.4	1.5	7.2	1.5	6.5	1.5	6.0	1.5	5.8			
Output Disable time	t <sub>HZ</sub>	DIR	A	5.5	1.5	7.5	1.5	7.5	1.5	7.5	1.5	7.5	ns	C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ	
	t <sub>LZ</sub>			5.5	1.5	7.5	1.5	7.5	1.5	7.5	1.5	7.5			
	t <sub>HZ</sub>	DIR	B	12.0	2.0	11.5	1.5	9.2	1.0	7.2	1.0	7.0			
	t <sub>LZ</sub>			12.0	2.0	11.5	1.5	9.2	1.0	7.2	1.0	7.0			
Output Enable time	t <sub>ZH</sub> <sup>*1</sup>	DIR	A	18.4	—	18.7	—	15.7	—	13.2	—	12.8	ns	C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ	
	t <sub>ZL</sub> <sup>*1</sup>			18.4	—	18.7	—	15.7	—	13.2	—	12.8			
	t <sub>ZH</sub> <sup>*1</sup>	DIR	B	15.3	—	17.1	—	14.0	—	12.1	—	11.3			
	t <sub>ZL</sub> <sup>*1</sup>			15.3	—	17.1	—	14.0	—	12.1	—	11.3			

Note: 1. The enable time is a calculated value, derived using the formula shown in the section entitled enable times on page 12.

$V_{CCA} = 1.5 \pm 0.1 \text{ V}$

Item	Symbol	From (input)	To (output)	Ta = -40 to 85°C										Unit	Test conditions
				V <sub>CCB</sub> = 1.2 V		V <sub>CCB</sub> = 1.5±0.1 V		V <sub>CCB</sub> = 1.8±0.15 V		V <sub>CCB</sub> = 2.5±0.2 V		V <sub>CCB</sub> = 3.3±0.3 V			
				Typ	Min	Max	Min	Max	Min	Max	Min	Max	Min		
Propagation delay time	t <sub>PLH</sub>	A	B	10.0	2.0	10.5	1.5	7.2	1.0	4.8	1.0	4.2	ns	C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ	
	t <sub>PHL</sub>			10.0	2.0	10.5	1.5	7.2	1.0	4.8	1.0	4.2			
	t <sub>PLH</sub>	B	A	8.0	2.0	10.5	2.0	9.6	2.0	9.2	2.0	8.8			
	t <sub>PHL</sub>			8.0	2.0	10.5	2.0	9.6	2.0	9.2	2.0	8.8			
Output Disable time	t <sub>HZ</sub>	DIR	A	6.0	2.0	10.0	2.0	10.0	2.0	10.0	2.0	10.0	ns	C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ	
	t <sub>LZ</sub>			6.0	2.0	10.0	2.0	10.0	2.0	10.0	2.0	10.0			
	t <sub>HZ</sub>	DIR	B	12.5	2.0	12.7	1.5	12.0	1.0	10.7	1.0	7.5			
	t <sub>LZ</sub>			12.5	2.0	12.7	1.5	12.0	1.0	10.7	1.0	7.5			
Output Enable time	t <sub>ZH</sub> <sup>*1</sup>	DIR	A	20.5	—	23.2	—	21.6	—	19.9	—	16.3	ns	C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ	
	t <sub>ZL</sub> <sup>*1</sup>			20.5	—	23.2	—	21.6	—	19.9	—	16.3			
	t <sub>ZH</sub> <sup>*1</sup>	DIR	B	16.0	—	20.5	—	17.2	—	14.8	—	14.2			
	t <sub>ZL</sub> <sup>*1</sup>			16.0	—	20.5	—	17.2	—	14.8	—	14.2			

Note: 1. The enable time is a calculated value, derived using the formula shown in the section entitled enable times on page 12.

## Switching Characteristics (Cont.)

 $V_{CCA} = 1.2\text{ V}$ 

Item	Symbol	From (input)	To (output)	$T_a = -40\text{ to }85^\circ\text{C}$					Unit	Test conditions
				$V_{CCB} = 1.2\text{ V}$	$V_{CCB} = 1.5 \pm 0.1\text{ V}$	$V_{CCB} = 1.8 \pm 0.15\text{ V}$	$V_{CCB} = 2.5 \pm 0.2\text{ V}$	$V_{CCB} = 3.3 \pm 0.3\text{ V}$		
				Typ	Typ	Typ	Typ	Typ		
Propagation delay time	$t_{PLH}$	A	B	10.5	8.0	6.4	4.7	4.0	ns	$C_L = 15\text{pF}$ $R_L = 2.0\text{k}\Omega$
	$t_{PHL}$			10.5	8.0	6.4	4.7	4.0		
	$t_{PLH}$	B	A	10.5	10.0	9.8	9.5	9.1		
	$t_{PHL}$			10.5	10.0	9.8	9.5	9.1		
Output Disable time	$t_{HZ}$	DIR	A	8.0	8.0	8.0	8.0	8.0	ns	$C_L = 15\text{pF}$ $R_L = 2.0\text{k}\Omega$
	$t_{LZ}$			8.0	8.0	8.0	8.0	8.0		
	$t_{HZ}$	DIR	B	13.5	10.5	9.5	7.5	7.5		
	$t_{LZ}$			13.5	10.5	9.5	7.5	7.5		
Output Enable time	$t_{ZH}^{*1}$	DIR	A	24.0	20.5	19.3	17.0	16.6	ns	$C_L = 15\text{pF}$ $R_L = 2.0\text{k}\Omega$
	$t_{ZL}^{*1}$			24.0	20.5	19.3	17.0	16.6		
	$t_{ZH}^{*1}$	DIR	B	18.5	16.0	14.4	12.7	12.0		
	$t_{ZL}^{*1}$			18.5	16.0	14.4	12.7	12.0		

Note: 1. The enable time is a calculated value, derived using the formula shown in the section entitled enable times on page 12.

## Operating Characteristics

 $T_a = 25^\circ\text{C}$ 

Item	Symbol	$V_{CCA}$ (V)	$V_{CCB}$ (V)	Min	Typ	Max	Unit	Test conditions
Power dissipation capacitance	$C_{PD}$	3.3	3.3	—	12	—	pF	$f = 10\text{ MHz}$ $C_L = 0$

## Power-up considerations

Level-translation devices offer an opportunity for successful mixed-voltage signal design.


A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins.

Take these precautions to guard against such power-up problems.

1. Connect ground before any supply voltage is applied.
2. Next, power up the control side of the device. (Power up of  $V_{CCA}$  is first. Next power up is  $V_{CCB}$ )
3. Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with  $V_{CCA}$ . Otherwise, DIR low is needed (B data to A bus), ramp it with GND.



## Test Circuit




Load circuit for outputs

Symbol	S1
$t_{PLH} / t_{PHL}$	OPEN
$t_{ZH} / t_{HZ}$	GND
$t_{ZL} / t_{LZ}$	$2 \times V_{CC}$


Note: 1.  $C_L$  includes probe and jig capacitance.

Not recommend  
for new design

• Waveforms – 1



• Waveforms – 2



Symbol	$V_{CC} = 1.2\text{ V},$ $1.5 \pm 0.1\text{ V}$	$V_{CC} = 1.8 \pm 0.15\text{ V}$	$V_{CC} = 2.5 \pm 0.2\text{ V}$	$V_{CC} = 3.3 \pm 0.3\text{ V}$
$t_r / t_f$	2.0 ns	2.0 ns	2.0 ns	2.0 ns
$V_{IH}$	$V_{CC}$	$V_{CC}$	$V_{CC}$	$V_{CC}$
$V_{ref}$	$1/2 V_{CC}$	$1/2 V_{CC}$	$1/2 V_{CC}$	$1/2 V_{CC}$
$V_H / V_L$	$V_H = V_{OH} - 0.1\text{ V}$ $V_L = V_{OL} + 0.1\text{ V}$	$V_H = V_{OH} - 0.15\text{ V}$ $V_L = V_{OL} + 0.15\text{ V}$	$V_H = V_{OH} - 0.15\text{ V}$ $V_L = V_{OL} + 0.15\text{ V}$	$V_H = V_{OH} - 0.3\text{ V}$ $V_L = V_{OL} + 0.3\text{ V}$

- Notes:
1. Input waveform : PRR  $\leq$  10 MHz,  $Z_o = 50\ \Omega$ , duty cycle 50%.
  2. Waveform – 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
  3. Waveform – 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  4. The output are measured one at a time with one transition per measurement.

## Application Information

Figure 1 is an example circuit of the RD74VT1G245 being used in a bidirectional logic level–shifting application.





Figure 1. Bidirectional Logic Level–Shifting Application

## Pin Description

PIN	NAME	FUNCTION	DESCRIPTION
1	DIR	DIR	The GND (low–level) determines B–port to A–port direction
2	A	OUT	Output level depends on $V_{CC1}$ voltage
3	GND	GND	Device GND
4	B	IN	Input threshold value depends on $V_{CC2}$ voltage
5	$V_{CCB}$	$V_{CC2}$	SYSTEM–2 supply voltage (1.2V to 3.6V)
6	$V_{CCA}$	$V_{CC1}$	SYSTEM–1 supply voltage (1.2V to 3.6V)

## Application Information (Cont.)

Figure 2 shows the RD74VT1G245 used in a bidirectional logic level-shifting application. Since the RD74VT1G245 does not have an output enable (OE) pin, the system designer should take precautions to avoid bus contention between SYSTEM-1 and SYSTEM-2 when changing directions.




**Figure 2. Bidirectional Logic Level-Shifting Application**

Calculate the enable times for the RD74VT1G245 using the following formulas:

- $t_{ZH}(\text{DIR to A}) = t_{LZ}(\text{DIR to B}) + t_{PLH}(\text{B to A})$
- $t_{ZL}(\text{DIR to A}) = t_{HZ}(\text{DIR to B}) + t_{PHL}(\text{B to A})$
- $t_{ZH}(\text{DIR to B}) = t_{LZ}(\text{DIR to A}) + t_{PLH}(\text{A to B})$
- $t_{ZL}(\text{DIR to B}) = t_{HZ}(\text{DIR to A}) + t_{PHL}(\text{A to B})$

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the RD74VT1G245 initially is transmitting from A to B, then the DIR bit is switched, the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

Package Dimensions



Not recommended for new design

## Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.  
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

### RENESAS SALES OFFICES



<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

#### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

#### Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

#### Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2730-6071

#### Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

#### Renesas Technology (Shanghai) Co., Ltd.

Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China  
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

#### Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001

