RDC-19220/2S **16-BIT MONOLITHIC TRACKING** RESOMER-TO-DIGITAL (R/D) CONVERTER _____





DESCRIPTION

The RDC-19220/2S is a lo w-cost, v ersatile, state-of-the-ar t 16-bit monolithic Resolver-to-Digital (R/D) converter. This single chip converter offers programmable features such as resolution, bandwidth and velocity output scaling.

Resolution programming allows selection of 10, 12, 14, or 16 bits with accuracies to 1.3 minutes. This feature combines the high tracking rate of a 10-bit converter with the precision and low-speed velocity resolution of a 16-bit converter in one package.

The internal Synthesized Reference section eliminates errors due to quadrature voltage. Previously, a 6 deg ree phase shift caused problems f or a 16-bit con verter. The synthesiz ed ref erence capability ensures operation with a phase shift up to 45 deg rees. The velocity output (VEL) from the RDC-19220/2S, which can be used to replace a tachometer, is a 4 V signal ref erenced to g round. The full-scale value of VEL is set by the user with a single resistor.

The RDC-19220/2S converter is available with operating temperature ranges of 0° to +70°C, -40° to +85°C, and -55° to +125°C.

APPLICATIONS

The low cost, small size, high accuracy, and versatile performance of the RDC-19220/2S converter makes it ideal f or use in moder n high performance motion control systems . Typical applications include motor control, radar antenna positioning, machine tool control, robotics, and process control. Class K and MIL-PRF-38534 processing are also available.



Data Device Corporation 105 Wilbur Place Bohemia, New York 11716 631-567-5600 Fax: 631-567-7358 www.ddc-web.com

- Accuracy up to 1.3 Arc Minutes
- Internal Synthesized Reference
- +5 Volt Only Option
- Programmable:
 - Resolution: 10-, 12-, 14-, or 16-Bit - Bandwidth
 - Tracking Rate
- Differential Resolver Input Mode
- Velocity Output Eliminates **Tachometer**
- Built-In-Test (BIT) Output, No 180° Hangup
- -55° to +125°C Operating **Temperature**
- Programmable for LVDT Input

FOR MORE INFORMATION CONTACT:

Technical Support: 1-800-DDC-5757 ext. 7771



FIGURE 1. RDC-19220/2S BLOCK DIAGRAM

TABLE 1. RDC-19220/2S SPECIFICATIONS						
These and reference free	specification	s apply over s: 10% signa	the rated I amplitud	power su e variatio	upply, temperature, on & 10% harmonic distorti	ion.
PARAMETER	UNIT				VALUE	
BESOLUTION	Bits			10	12 14 or 16 (notes 1 & 2)	
		/7-1	k (note 1)			4k = 10k
	Min	47-1			4 + 1 L SP	4K - TUK
-XX2 (Note 3)	Min	4.	+1 LOD		4 + 1 LSB 2 + 1 LSB	5 +1 LSD 2 +1 LSB
Repeatability	LSB	2	+ 1		+ 1	+ 2
Differential Linearity	LSB		±1		± 1	± 2
FREQUENCY BANGE	Hz	47-1	k (note 4)		1k - 5k ((note 8)
ACCURACY -XX5 (note 3)	Min	1 -	+1 LSB		1+11	LSB
Repeatability	LSB		± 1		± -	1
Differential Linearity	LSB		± 1		±	1
REFERENCE		(+REF, -REF	-)			
Туре		Differential				
Voltage: differential	Vpp	10 max (not	e 9)			
single ended	Vp	±5 max (not	e 9)			
overload	V	±25 continue	ous 100 tra	ansient		
Frequency	Hz	47 to 10k (N	ote 8)			
Input Impedance	Ohm	10M min //2	0 pf			
±Sig/Ref Phase Shift	deg	45 max from	n 400 Hz to	o 10 kHz ((note 5)	
SIGNAL INPUT		(+S, -S, SIN	, +C, -C, C	OS)		
Туре		Resolver, di	fferential, g	roundbase	ed	
Voltage: operating	Vrms	2 ±15%				
overload	V	±25 continu	ious			
Input Impedance	Ohm	10M min 1	0 pf.			
DIGITAL INPUT/OUTPUT (Note 10)						
Logic Type		TTL/CMOS	compatible)		
Inputs		Logic $0 = 0.8$	8 V max. /	Logic 1 =	2.0 V min.	
		Loading=10	µA max P.	U. current	t source to +5 V //5 pF max.,	CMOS transient protected
Inhibit (INH)		Logic 0 inhit	oits; Data s	table with	nin 150 nS	
Enable Bits 1 to 8 (EM)		Logic 0 enal	oles; Data	stable wit	thin 150 nS (Logic 0 = Transp	parent)
		Logic 1 = Hi	gh Impeda	nce, Data	a High Z within 100 nS	
Enable Bits 9 to 16 (EL)		Logic 0 enal	oles; Data	stable wit	thin 150 nS (Logic 0 = Transp	parent)
		Logic 1 = Hi	gn impeda	nce, Data	a Hign Z within 100 nS	
Resolution and Mode Control (A & B)		Mode	В	A	Resolution	
(see notes 1 and 2)		Resolver	0	0	10 bits	
		"	0	1	12 bits	
		"	1	0	14 bits	
		**	1	1	16 bits (Preset, see Note	10)
		LVDT	-5 V	0	8 bits	
		"	0	-5 V	10 bits	
		"	1	-5 V	12 bits	
		"	-5 V	-5 V	14 bits	
Outputs						
Converter Busy (CB)		10, 12, 14 0 0.25 to 0.75	µs positiv	e ilines; na e pulse lea	ading edge initiates counter u	update.
Built-in-Test (BIT)		Logic 0 for BIT condition.				
		\pm 100 LSBs of error with a filter of 500 μ S total, Loss-of-Signal (LOS) less than 500 mV, or Loss-of-Reference (LOR) less than 500 mV.				
Drive Capability		50 pF+	T I 1	0 0	0.4.1/	
		LOGIC U; 1 T	$I \perp load, 1.$	ь mA at (0.4 V max.	
		LOGIC 1; 10	IIL loads,	= 0.4 mA	at 2.8 V min	
		Logic U; 100	V supply max (ninus 100	mV min driving CMOS High	7:10 µA 5 pF max
			• Suppry II			

TABLE 1. RDC-19220/2S SPECIFICATIONS (CONT.)					
PARAMETER	UNIT	VALUE			
DYNAMIC CHARACTERISTICS Resolution Tracking Rate-min (note 6) Bandwidth (Closed Loop) Max Ka (Note 11) A1 A2 A B Acceleration (1 LSB lag) Settling Time (179° step)	bits rps Hz 1/sec ² 1/sec 1/sec 1/sec t/sec deg/s ² msec	(at maximum bandwidth) 10 12 14 16 1152 288 72 18 1200 1200 600 300 5.7M 5.7M 1.4M 360k 19.5 19.5 4.9 1.2 295k 295k 295k 295k 2400 2400 1200 600 1200 1200 600 300 2M 500k 30k 2k 2 8 20 50			
VELOCITY CHARACTERISTICS Polarity Voltage Range (Full Scale) Scale Factor Error Scale Factor TC Reversal Error Linearity Zero Offset Zero Offset TC Load Noise POWER SUPPLIES Nominal Voltage Voltage Range	V % PPM/C % mV μV/C kΩ Vp/V	Positive for increasing angle ± 4 (at nominal ps)10 typ20 max100 typ200 max0.75 typ1.3 max0.25 typ0.50 max5 typ10 max15 typ30 max 8 min1 typ0.125 min, 2 max(notes 6 and 7)+5-5			
Max Volt. w/o Damage Current	V MA	±5 ±5 +7 -7 14 typ, 22 max (each)			
TEMPERATURE RANGE Operating Case Temperature -30X -20X -10X	ပံုံပံ	0 to +70 -40 to +85 -55 to +125			
		-65 to +150			
THERMAL RESISTANCE Junction to Case, θjc 40-Pin DDIP (Ceramic) 44-Pin J-Lead (Plastic) 44-Pin J-Lead (Ceramic)	°C/W °C/W °C/W	4.6 72.6 2.4			
PHYSICAL CHARACTERISTICS Size: 40-pin DDIP 44-pin J-lead	in(mm) in(mm)	2.0 x 0.6 x 0.2 (50.8 x 15.24 x 5.08) 0.690 square (17.526)			
40-pin DDIP 44-pin J-lead	oz (g) oz (g)	Plastic Cer amic N/A 0.24 (6.80) 0.08 (2.27) 0.064 (1.84)			

Notes: 1. Unused data bits are set to logic "0."

2. In LVDT mode, bit 16 is LSB for 14-bit resolution or bit 12 is LSB for 10-bit resolution

3. Accuracy specification below for LVDT mode, null to + full scale travel (45 degrees) (2-wire configuration).

4 Minute part = 0.15% + 1 LSB of full scale "resolution set"

2 Minute part = 0.07% + 1 LSB of full scale "resolution set"

1 Minute part = 0.035% + 1 LSB of full scale "resolution set"

Accuracy specification below for LVDT mode, full scale travel (90 degrees) (3-wire configuration).

4 Minute part = 0.07% + 1 LSB of full scale "resolution set"

2 Minute part = 0.035% + 1 LSB of full scale "resolution set"

1 Minute part = 0.017% + 1 LSB of full scale "resolution set"

Note that these accuracy specifications are for the converter and do not consider any front end external resistor tolerances.

If the frequency is between 47Hz and 1kHz, then there may be 1 LSB of jitter at quadr ant boundaries.
 The maximum phase shift tolerance will degrade linearly from 45 degrees at 400 Hz to 30 degrees at 60 Hz.

6. See text, General Setup Considerations.

7. When using internally generated -5V the internal -5V charge pump when measured at the converter pin, may be as low as -20% (or -4V).

8.-XX5 accuracy is 1minute + 1 LSB up to 5 kHz max.

9. A signal less than 500 mV will asser t BIT.

10. Any unused input pins can be left floating (unconnected). All TTL & CMOS input pins are inter nally pulled up to +5 volts.

11. KA= Acceleration Constant, for a full definition see the RD/RDC application manual acceleration lag section.

THEORY OF OPERATION

The RDC-19220/2S series of converter is a single CMOS custom monolithic chip. It is implemented using mix ed signal CMOS technology which merges precision analog circuitry with digital logic to form a complete high-performance tracking resolver-todigital converter. For user fle xibility and convenience, the converter bandwidth, dynamics, and velocity scaling are externally set with passive components.

FIGURE 1 is the RDC-19220/2S Functional Bloc k Diagram. The converter operates with ±5 V DC power supplies. Analog signals are referenced to analog g round, which is at g round potential. The converter is made up of two main sections; a converter and a digital interf ace. The converter front-end consists of sine and cosine differential input amplifiers. These inputs are protected to ±25 V with 2 k Ω resistors and diode clamps to the ±5 V DC supplies. These amplifiers f eed the high accur acy Control Transformer (CT). Its other input is the 16-bit digital angle ϕ . Its output is an analog error angle, or difference angle, between the two inputs. The CT performs the r atiometric trigonometric computation of SIN θ COS ϕ - COS θ SIN ϕ = SIN(θ - ϕ) using amplifiers, switches, logic and capacitors in precision r atios.

Note: The transfer function of the CT is nor mally trigonometric, but in LVDT mode the transfer function is triangular (linear) and could thereby convert any linear transducer output.

The converter accuracy is limited by the precision of the computing elements in the CT . For enhanced accur acy, the CT in these converters use capacitors in precision ratios, instead of the more conventional precision resistor r atios. Capacitors used as computing elements with op-amps need to be sampled to eliminate voltage drifting. Therefore, the circuits are sampled at a high rate (70 kHz) to eliminate this dr ifting and at the same time to cancel out the op-amp offsets.

The error processing is perf ormed using the industry standard technique for type II tr acking R/D converters. The DC error is integrated yielding a velocity voltage which in turn drives a voltage-controlled oscillator (VCO). This VCO is an incremental integrator (constant v oltage input to position r ate output) which, together with the velocity integrator, forms a type II ser vo feed-

back loop. A lead in the frequency response is introduced to stabilize the loop and a lag at higher frequency is introduced to reduce the gain and ripple at the carr ier frequency and abo ve. The settings of the v arious error processor gains and break frequencies are done with external resistors and capacitors so that the converter loop dynamics can be easily controlled by the user.

TRANSFER FUNCTION AND BODE PLOT

The dynamic perf ormance of the con verter can be deter mined from its Transfer Function Bloc k Diag rams and its Bode Plots (open and closed loop).These are shown in FIGURES 2, 3, and 4.

The open loop transfer function is as follows:

Open Loop Transfer Function =
$$\frac{A^2 \left(\frac{S}{B} + 1\right)}{S^2 \left(\frac{S}{10B} + 1\right)}$$

where:

A is the gain coefficient $A^2 = A_1 A_2$ B is the frequency of lead compensation

The components of gain coefficient are error gradient, integrator gain, and VCO gain. These can be broken down as follows:

- Error Gradient = 0.011 volts per LSB (CT+Error
Amp+Demod with 2 Vrms input)
- Integrator gain =
$$\frac{C_SF_S}{1.1C_{BW}}$$
 volts per second per volt

- VCO Gain =
$$\frac{1}{1.25 \text{ R}_{v}\text{C}_{vco}}$$
 LSBs per second per volt

 $C_{a} = 10 \text{ pF}$

where:

$$F_s = 70$$
 kHz when Rs = 30 k Ω
 $F_s = 100$ kHz when Rs = 20 k Ω
 $F_s = 125$ kHz when Rs = 15 k Ω
 $C_{vco} = 50$ pF

 $\rm R_V, \, R_B,$ and $\rm C_{BW}$ are selected by the user to set velocity scaling and bandwidth.



FIGURE 2. TRANSFER FUNCTION BLOCK DIAGRAM #1

GENERAL SETUP CONDITIONS

Note: For detailed application and technical information see the RD/RDC Converter Applications Manual which is available for download from the DDC web site @www.ddc-web.com.

DDC has external component selection softw are which considers all the cr iteria below and, in a simple f ashion, asks the k ey parameters (carrier frequency, resolution, bandwidth, and tr acking r ate) to der ive the e xternal component v alues. The f ollowing recommendations should be considered when installing the RDC-19220/2S Resolver-to-Digital (R/D) converter:

- When setting the bandwidth (BW) and Tracking Rate (TR) (selecting fiv e e xternal components), the system requirements need to be considered. For the greatest noise immunity, select the minimum BW and TR the system will allow.
- 2) Power supplies are $\pm 5V$ DC. For lowest noise performance it is recommended that a 0.1μ F or larger cap be connected from each supply to g round near the con verter pac kage. When using +5V and -5V supplies to po wer the converter, pins 22, 23, 25 and 26 must be no connection.
- 3) There are two internal ground planes to reduce analog input noise due to digital g round currents. The resolver inputs and velocity output are referenced to AGND. The digital inputs and outputs are ref erenced to GND. The AGND and GND pins must be tied together as close to the pac kage as possible, or unstable results may occur.



FIGURE 3. TRANSFER FUNCTION BLOCK DIAGRAM #2



FIGURE 4. BODE PLOTS

- 4) The BIT output, which is active low, is activated by an error of approximately 100 LSBs. During nor mal oper ation, for step inputs or on power up, a large error can exist.
- 5) Setup of bandwidth and velocity scaling for the optimized critically damped case should proceed as follows:
 - Select the desired f BW (closed loop) based on overall system dynamics.
 - Select f carrier \geq 3.5f BW
 - Select the applications tracking rate (in accordance with TABLE 3) and use appropriate values for R SET and R CLK

- Compute RB =
$$\frac{0.9}{CBW \times fBW}$$

- Compute
$$\frac{CBW}{10}$$

As an example:

Calculate component values for a 16-bit converter with 100Hz bandwidth, a tracking rate of 10 RPS and a full scale v elocity of 4 Volts.

$$- \text{Rv} = \frac{4 \text{ V}}{10 \text{ rps x } 2^{16} \text{ x 50 pF x } 1.25 \text{ V}} = 97655 \Omega$$

- Compute CBW (pF) =
$$\frac{3.2 \times 67 \text{ kHz} \times 10^8}{97655 \times 100 \text{ Hz}^2}$$
 = 21955 pF

- Compute R_B =
$$\frac{0.9}{21955 \times 10^{-12} \times 100 \text{ Hz}} = 410 \text{ k}\Omega$$

- Note: DDC has software available to perform the previous calculations. Contact DDC to request software or visit our web site at www.ddc-web.com to download software.
- 6) Selecting a f_{BW} that is too low relative to the maximum application tr acking r ate can create a spin-around condition in which the con verter never settles. The relationship to insure against spin-around is as follows (TABLE 2.):

TABLE 2. TRACKING/BW RELATIONSHIP					
RPS (MAX)/BW	RESOLUTION				
1	10				
0.50	12				
0.25	14				
0.125	16				



FIGURE 5. -5V BUILT-IN INVERTER

7) RDC-19222 package only:

When using the b uilt-in -5 V in verter, connect as sho wn in Figure 5. The current drain from the +5 V supply doubles. No external -5 V supply is needed. The power supply $47\mu f$ caps shown may be substituted with $10\mu f$ caps if the po wer supply lines are clean (minimal noise).

When using the b uilt-in -5 V in verter, the maxim um tracking rate should be scaled f or a velocity output of 3.5 V max. Use the following equation to deter mine tracking rate used in the formula in Step 5:

 $\frac{\text{TR (required) x (4.0)}}{(3.5)} = \text{Tracking rate used in calculation}$

Note: When using the highest BW and Tracking Rates, use of the -5 V inverter is not recommended.

HIGHER TRACKING RATES AND CARRIER FREQUENCIES

Tracking rate (nominally 4 V) is limited b y two factors: velocity voltage saturation and maxim um internal clock rate (nominally 1,333,333 Hz). An understanding of their interaction is essential to extending performance.

The General Setup Consider ations section mak es note of the selection of Rv f or the desired v elocity scaling. Rv is the input resistor to an inverting integrator with a 50 pF nominal f eedback capacitor. When it integrates to -1.25 V, the converter counts up 1 LSB and when it integrates to +1.25 V, the converter counts down 1 LSB. When a count is taken, a charge is dumped on the capacitor such that the v oltage on it changes 1.25 V in a direc-

tion to bring it to 0 V. The output counts per second per volt input is therefore:

As an example:

Calculate Rv for the maximum counting rate, at a VEL voltage of 4 V.

For a 12-bit converter there are 2^{12} or 4096 counts per rotation. 1,333,333/4096 = 325 rotations per second or 333,333 counts per second per volt.

$$R_V = \frac{1}{(333,333 \times 50 \text{ pF x } 1.25)} = 48 \text{ Ohms}$$

The maximum rate capability of the RDC-19220/2S is set by R_S .

When R_S = 30 kHz it is nominally 1,333,333 counts/second, which equates to 325 r $\,$ ps (rotations per second). This is the absolute maximum; it is recommended to only r un at < 90% of this rate (as given in TABLE 3), therefore the minimum R_V will be limited to 55 kOhms.

TABLE 3. MAX TRACKING RATE (MIN) IN RPS						
R _C & RSET	RS & BCLK	RS & RESOLUTION				
Ω	Ω	10	12	14	16	
30k or open*	30 k	1152	288	72	18	

Carrier frequency is sho wn in TABLE 4.

Note:

RC "Rcurrent" = RSET RS "Rsample" = RCLK

TABLE 4. CARRIER FREQUENCY (MAX) IN KHZ						
R _C & RSET	RESOLUTION				N	
Ω	Ω	10	12	14	16	
30k or open*	30 k	10	10	5	5	

*The use of a high quality thin-film resistor will provide better temperature stability than leaving open. Note:

RC "Rcurrent" = RSET

RS "Rsample" = RCLK

Depending on the resolution,

select one of the values from

this row, for use in converter max tracking rate formula.

(See formula in Step 5.) Lower RS=Faster tracking rate

Lower Resolution = Faster tracking rate

27rps in 16 Bit Mode

RS set to 20k 108rps in 14 Bit Mode

TABLE 5. TRANSFORMERS									
P/N	TYPE	FREQUENCY (HZ)*	IN (VRMS)*	OUT (VRMS)**	ANGLE ACCURACY***	LENGTH (IN)	WIDTH (IN)	HEIGHT (IN)	FIGURE NUMBER
52034	S - R	400	11.8	2	1	0.81	0.61	0.3	6A
52035	S - R	400	90	2	1	0.81	0.61	0.3	6A
52036	R - R	400	11.8	2	1	0.81	0.61	0.3	6B
52037	R - R	400	26	2	1	0.81	0.61	0.3	6B
52038	R - R	400	90	2	1	0.81	0.61	0.3	6B
B-426	Reference	400	115	3.4	N/A	0.81	0.61	0.32	6C
52039-X	Synchro	60	90	2	1	1.1	1.14	.42	6D
24133-X	Reference	60	115	3/6 ****	N/A	1.125	1.125	.42	6D

* $\pm 10\%$ Frequency (Hz) and Line-to-Line input voltage (Vrms) tolerances ** 2 Vrms Output Magnitudes are -2 Vrms $\pm 0.5\%$ full scale

*** Angle Accuracy (Max Minutes)

**** 3 Vrms to ground or 6 Vrms differential (±3% full scale) Dimensions are for each individual main and teaser

60 Hz Synchro transformers are active (requires ±15 Vdc power supplies)

400 Hz transformer temperature range: -55°C to +125°C

60 Hz transformer (52039-X, 24133-X) temperature ranges: add to part number -1 or -3,

-1 = -55°C to +85°C

-3 = 0 to $+70^{\circ}$ C

The following transformers can be ordered directly from DDC, Tel (631) 567-5600: P/N 52039-X, 24133-X

The following transformers can be ordered directly from Beta Transformer Technology Corporation (BTTC), Tel (631) 244-7393: P/N 52034, 52035, 52036, 52037, 52038, and B-426.



T1A

10 9 8 7 6 0 0 0 0 0

BOTTOM VIEW

ò

000 345

> 0.100 (2.54) TYP TOL NON CUM

0.09 MAX (2.29) 0.15 MAX (3.81) 0.61 MAX (15.49)

T1B 20 19 18 17 16

0 0 0 0 0

PIN NUMBERS FOR REF. ONLY

BOTTOM VIEW

о́о+ 11 12 o ò 14 15

0.15 MAX (3.81) 0.09 MAX (2.29)

0.600 (15.24)

0.115 MAX

(2.92)

0.81 MAX (20.57)

FIGURE 6B. TRANSFORMER LAYOUT AND SCHEMATIC (RESOLVER INPUT - 52036/52037/52038)

Data Device Corporation www.ddc-web.com

0.30 MAX (* (7.62)

SIDE VIEW

TERMINALS 0.025 ±0.001 (6.35 ±0.03) DIAM 0.125 (3.18) MIN LENGTH SOLDER PLATED BRASS



Dimensions are shown in inches (mm)







Output ≻+S → -R (RL) ►+C BL \$3 V (Analog Gnd) -Vs (-15 V) V (Analog Gnd) -Vs (-15 V)

The mechanical outline is the same for the synchro input transformer (52039) and the reference input transformer (24133), except for the pins. Pins for the reference transformer are shown in parenthesis (). An asterisk * indicates that the pin is omitted.

FIGURE 6D. 60 HZ SYNCHRO AND REFERENCE **TRANSFORMER DIAGRAMS** (SYNCHRO INPUT - 52039 / REFERENCE INPUT - 24133)



FIGURE 7. TYPICAL TRANSFORMER CONNECTIONS

TYPICAL INPUTS

FIGURES 8 through 10 illustrate typical input configurations



FIGURE 8. TYPICAL CONNECTIONS, 2 VOLT RESOLVER, DIRECT INPUT



 $\frac{R2}{R1 + R2} = \frac{2}{X \text{ Volt}}$

R1 + R2 Ratio Errors will result in Angular Errors, 2 cycle, 0.1% Ratio Error = 0.029° Peak Error.

FIGURE 9. TYPICAL CONNECTIONS, X-VOLT RESOLVER, DIRECT INPUT

R1 + R2 should not load the Resolver too much; it is recommended that R2 = 10k.



 $Rf \ge 6 k\Omega$

S1 and S3, S2 and S4, and RH and RL should be ideally twisted shielded, with the shield tied to AGND at the converter.

For 2V direct inputs use 10k Ohm matched resistors for Ri and Rf.



FIGURE 10A. DIFFERENTIAL RESOLVER INPUT

S1 and S3, S2 and S4, and RH and RL should be ideally twisted shielded, with the shield tied to AGND at the converter.

For DDC-49530: Ri = 70.8 k ohms, 11.8 V input, synchro or resolver.

For DDC-49590: Ri = 270 k ohms, 90 V input, synchro or resolver.

Maximum addition error is 1 LSB, using recommended thin film package.

Input options affect DC offset gains and therefore carrier frequency ripple and jitter. Offset gains associated with differential mode (offset gain for differential configuration = 1+Rf/Ri) and direct mode (offset gain for direct configuration = 1) show differential mode will always be higher. Higher DC offsets cause higher carrier frequency ripple due to the demodulation process. This carrier frequency ripple rides on top of the DC error signal, causing jitter. A higher carrier frequency versus bandwidth ratio will help to decrease ripple and jitter associated with offsets. In summary, R/Ds with differential inputs are more susceptible to offset problems than R/Ds in single-ended mode. R/Ds in higher resolutions, such as 16 bit, will further compound offset issues due to higher internal voltage gains. Although the differential configuration has a higher DC offset gain, the differential configuration's common mode noise rejection makes it the preferred input option. The tradeoffs should be considered on a design to design basis.

FIGURE 10B. DIFFERENTIAL RESOLVER INPUT, USING DDC-49530/57470 (11.8 V), DDC-73089 (2V) OR DDC-49590 (90 V)



<u>Ri</u> Rf X 2 Vrms = Resolver L-L rms voltage

$Rf \ge 6 \ k\Omega$

S1, S2, and S3 should be triple twisted shielded; RH and RL should be twisted shielded, In both cases the shield should be tied to AGND at the converter.



FIGURE 10C. SYNCHRO INPUT

S1, S2, and S3 should be triple twisted shielded; RH and RL should be twisted shielded, In both cases the shield should be tied to AGND at the converter. 90 V input = DDC-49590: Ri = 270 kΩ, 90 V input, synchro or resolver. 11.8 V input = DDC-49530: Ri = 70.8 kΩ, 11.8 V input, synchro or resolver. Maximum addition error is 1 LSB.

FIGURE 10D. SYNCHRO INPUT, USING DDC-49530/57470 (11.8 V), DDC-73089 (2V) OR DDC-49590 (90 V)

VELOCITY TRIMMING

RDC-19220/2S specifications for velocity scaling, reversal error, and offset are contained in TABLE 1. Velocity scaling and offset are externally trimmable for applications requiring tighter specifications than those a vailable from the standard unit. FIGURE 11 shows the setup f or trimming these par ameters with e xternal potentiometers. It should also be noted that when the resolution is changed, velocity scaling is also changed. Since the VEL output is from an integrator with capacitor feedback, the VEL voltage cannot change instantaneously. Therefore, when changing resolution while mo ving, there will be a tr ansient with a magnitude proportional to the v elocity and a dur ation deter mined by the converter bandwidth.



FIGURE 11. VELOCITY TRIMMING

SYNTHESIZED REFERENCE

The synthesized reference section of the RDC-19220/2S eliminates errors caused by quadrature voltage which is due to a phase shift between the reference and the signal lines. Quadrature voltages in a resolver or synchro are by definition the resulting 90° fundamental signal in the nulled out error voltage (e) in the converter. Due to the inductive nature of synchros and resolvers, their signals lead the reference signal (RH and RL) by about 6°.

When an uncompensated ref erence signal is used to demodulate the control transformer's output, quadrature voltages are not completely eliminated. As shown in FIGURE 1, the converter synthesizes its own COS(ω t + α) reference signal from the SIN θ COS(ω t + α), COS θ – COS(ω t + θ) signal inputs and from the COS ω t reference input. The phase angle of the synthesize d reference is determined by the signal input. The reference input is

used to choose betw een the +180° and -180° phases . The synthesized reference will always be exactly in phase with the signal input, and quadrature errors will therefore be reduced. The synthesized reference circuit also eliminates the 180° false error null hang up.

Due to the inductive nature of resolvers, the output signals typically lead the ref erence by 6° , and a 6° phase shift will cause problems for a 1.3 / 2.3 arc min ute accuracy converter. A synthesized reference will always be exactly in phase with the signal input.

LVDT (LINEAR VARIABLE DIFFERENTIAL TRANSFORMER) MODE

As shown in TABLE 1 the RDC-19220/2S unit can be made to operate as a LVDT-to-digital converter by connecting Resolution Control inputs A and B to "0," "1," or the -5 v olt supply. In this mode the RDC-19220/2S functions as a r atiometric tracking linear converter. When linear AC inputs are applied from an L VDT the converter operates over one quarter of its range. This results in two less bits of resolution for LVDT mode than are provided in resolver mode.

The LVDT output signals will need to be scaled to be compatible with the converter input. FIGURE 12B is a schematic of an input scaling circuit applicable to 3-wire LVDTs. The value of the scaling constant "a" is selected to provide an input of 2 Vrms at full stroke of the LVDT. The value of scaling constant "b" is selected to provide an input of 1 Vrms at null of the LVDT. Suggested components for implementing the input scaling circuit are a quad opamp, such as a 4741 type , and precision thin-film resistors of 0.1% tolerance. FIGURE 12A illustrates a 2-wire LVDT configuration.

Data output of the RDC-19220/2S is Binar y Coded in L VDT mode. The most negative stroke of the LVDT is represented by ALL ZEROS and the most positive stroke of the LVDT is represented by ALL ONES. The most significant 2 bits (2 MSBs) may be used as overrange indicators. Positive overrange is indicated by code "01" and negative overrange is indicated by code "11" (see TABLE 6).

TABLE 6. 12-BIT LVDT OUTPUT CODE FOR FIGURE 12B							
	OVER	MSB		LSB			
	RANGE	DATA					
+ over full travel	01	XXXX	XXXX	XXXX			
+ full travel -1 LSB	00	1111	1111	1111			
+0.5 travel	00	1100	0000	0000			
+1 LSB	00	1000	0000	0001			
null	00	1000	0000	0000			
- 1 LSB	00	0111	1111	1111			
-0.5 travel	00	0100	0000	0000			
- full travel	00	0000	0000	0000			
- over full travel	11	XXXX	XXXX	XXXX			



FIGURE 12A. 2-WIRE LVDT DIRECT INPUT



FIGURE 12B. 3-WIRE LVDT SCALING CIRCUIT

INHIBIT, ENABLE, AND CB TIMING

The Inhibit $(\overline{\text{INH}})$ signal is used to freeze the digital output angle in the transparent output data latch while data is being transferred. Application of an inhibit signal does not interfere with the continuous tracking of the converter. As shown in FIGURE 13, angular output data is v alid 150 ns maxim um after the application of the negative inhibit pulse.

Output angle data is enabled onto the tri-state data b us in two bytes. Enable MSBs (\overline{EM}) is used for the most significant 8 bits and Enable LSBs (\overline{EL}) is used for the least significant 8 bits. As shown in FIGURE 14, output data is valid 150 ns maximum after the application of a negative enable pulse. The tri-state data bus returns to the high impedance state 100 ns maximum after the rising edge of the enable signal.

The Converter Busy (CB) signal indicates that the tr acking converter output angle is changing 1 LSB. As shown in FIGURE 15, output data is v alid 50 ns maxim um after the middle of the CB pulse. The CB pulse width is 1/40 Fs, which is nominally 375 ns.

BUILT-IN-TEST (BIT)

The Built-In-Test output (\overline{BIT}) monitors the level of error from the demodulator. This signal is the difference in the input and output angles and ideally should be z ero; if it e xceeds approximately 100 LSBs (of the selected resolution) the logic le vel at \overline{BIT} will change from a logic 1 to a logic 0.

A 500 µs dela y occurs bef ore the e xcessive error bit becomes active. The dynamic delay is responsive to the active filter loop.

This condition will occur dur ing a large step and reset after the converter settles out. BIT will also change to logic 0 f or an overvelocity condition because the converter loop cannot maintain input-output, or if the converter malfunctions where it cannot maintain the loop at a null.

BIT will also be set lo w f or a detected Loss-of-Signal (LOS) and/or a Loss-of-Reference (LOR). The BIT signal may pulse during certain error conditions, i.e., when the con verter is in a spin around condition or the signal amplitude is on the threshold of LOS.

LOS will be detected if both sin and cos input v oltages are less than 500 mV peak. LOR will be detected if the diff erential reference voltage is less than 500 mV peak.

The LOS line has a filter on it to filter out the reference. Since the lowest specified frequency is 47 Hz (21 ms) the filter m ust have a time constant long enough to filter this out. Time constants of 50 ms or more are possible.



FIGURE 13. INHIBIT TIMING



For 16 bit bus, EM/EL may be tied to ground for transparent mode, as long as only one R/D channel is on the data bus.

FIGURE 14. ENABLE TIMING



PIN OUT FUNCTION TABLES BY MODEL NUMBER

The following tables detail pin out functions b y the DDC model number.

	TABLE 7. RDC-19220S (40-PIN) PIN OUTS							
#	NAME	DESCRIPTION	#	NAME	DESCRIPTION			
1	A	Resolution Control	40	+5 V	Power Supply			
2	В	Resolution Control	39	EL	Enable LSBs			
3	INH	Inhibit	38	Bit 16	LSB			
4	+REF	+Reference Input	37	Bit 8				
5	-REF	-Reference Input	36	Bit 15				
6	-VCO	Neg. VCO Input	35	Bit 7				
7	-VSUM	Vel Sum Point	34	Bit 14				
8	VEL	Velocity Output	33	Bit 6				
9	+C	Signal Input	32	Bit 13				
10	COS	Signal Input	31	Bit 5				
11	-C	Signal Input	30	Bit 12				
12	+S	Signal Input	29	Bit 4				
13	+SIN	Signal Input	28	Bit 11				
14	-S	Signal Input	27	Bit 3				
15	-5 V	Power Supply	26	Bit 10				
16	R _S	Sampling Set	25	Bit 2				
17	R _C	Current Set	24	Bit 9				
18	EM	Enable MSBs	23	Bit 1	MSB			
19	A GND	Analog Ground	22	СВ	Converter Busy			
20	GND	Ground	21	BIT	Built-In-Test			

The RDC-19220S has differential inputs but requires both $\pm 5\,$ V power supplies.

The RDC-19222S has differential inputs and can be used with ± 5 V or +5 V only.

	TABL	.E 8. RDC-19222S (44-	PIN) PIN	IOUTS
#	NAME	DESCRIPTION	#	NAME	DESCRIPTION
1	EL	Enable LSBs	44	BIT 16	LSB
2	+5V	Power Supply (see note)	43	BIT 8	
3	А	Resolution Control	42	Bit 15	
4	В	Resolution Control	41	Bit 7	
5	ĪNH	Inhibit	40	Bit 14	
6	+REF	+Reference Input	39	Bit 6	
7	-REF	-Reference Input	38	Bit 13	
8	-VCO	Neg. VCO Input	37	Bit 5	
9	-VSUM	Vel Sum Point	36	Bit 12	
10	VEL	Velocity Output	35	Bit 4	
11	+C	Signal Input	34	Bit 11	
12	COS	Signal Input	33	Bit 3	
13	-C	Signal Input	32	Bit 10	
14	+S	Signal Input	31	Bit 2	
15	SIN	Signal Input	30	Bit 9	
16	-S	Signal Input	29	Bit 1	MSB
17	-5V	Power Supply	28	CB	Converter Busy
18	R _S	Sampling Set	27	BIT	Built-in-Test
19	R _C	Current Set	26	+5C (+5V)	Pos. Supply Cap
20	EM	Enable MSBs	25	+CAP	Pos. Terminal
21	A GND	Analog Ground	24	GND	Ground
22	-5C (-5V)	Neg. Supply Cap	23	-CAP	Neg. Terminal

Note: When using the built-in -5 V inverter: connect pin 2 to 26, pin 17 to 22, and a 10 μ F/10 VDC capacitor from pin 23 (negative terminal) to pin 25 (positive terminal). Connect a 47 μ F/10 VDC capacitor from -5 V to GND. The current drain from the +5 V supply doubles. No external -5 V supply is needed.



FIGURE 16. RDC-19220S (40-PIN DDIP) CERAMIC PACKAGE MECHANICAL OUTLINE









FIGURE 18. RDC-19222S (44-PIN CERAMIC J-LEAD) MECHANICAL OUTLINE

THIN-FILM RESISTOR NETWORKS

FOR MOTION FEEDBACK PRODUCTS

DDC con verters such as the RDC-19220/2S and RD-19230 require closely matched 2Vr ms Sin/Cos input v oltages to minimize digital error . DDC has custom thin-film resistor netw orks that provide the correctly matched 2Vr ms converter outputs for 11.8Vrms Resolver/Synchro or 90Vrms synchro applications.

Any imbalance of the resistance r atio betw een the Sin/Cos inputs will create errors in the digital output. DDC's custom thinfilm resistor networks have very low imbalance percentages. The networks are matched to 0.02%, which equates to 1 LSB of error for a 16-bit application.



FIGURE 19. THIN-FILM RESISTOR NETWORKS

TABLE 9. THIN-FILM RESISTOR NETWORKS							
THIN FILM RESISTOR NETWORK	INPUT VOLTAGE (VRMS)	OUTPUT VOLTAGE (VRMS)	PACKAGE TYPE				
DDC-55688-1	2 Single Ended	2	Ceramic DIP				
DDC-49530	11.8	2	Plastic DIP				
DDC-57470	11.8	2	Surface Mount				
DDC-49590	90	2	Ceramic DIP				
DDC-73089	2 Differential	2	Surface Mount				
DDC-57471	90	2	Surface Mount				

Notes:

1. For thin film network specifications see the "Thin Film Network Specifications for Motion Feedback Products" Data Sheet available from the DDC web site.

2. Operating temperature range is -55°C to +125°C.

ORDERING INFORMATION



STANDARD DDC PROCESSING FOR PLASTIC MONOLITHIC PRODUCTS					
TECT	MIL-STD-883				
TEST	METHOD(S)	CONDITION(S)			
INSPECTION / WORKMANSHIP	2017	_			
ELECTRICAL TEST	DDC ATP	—			

ORDERING INFORMATION (CONTINUED)



Notes:

1. Standard DDC processing with burn-in and full temperature test. See table below.

2. MIL-PRF-38534 product grading is designated with the following dash numbers:

Class H is a -11X, 13X, 14X, 15X, 41X, 43X, 44X, 45X Class G is a -21X, 23X, 24X, 25X, 51X, 53X, 54X, 55X Class D is a -31X, 33X, 34X, 35X, 81X, 83X, 84X, 85X

STANDARD DDC PROCESSING FOR HYBRID AND MONOLITHIC HERMETIC PRODUCTS					
TECT	MIL-STD-883				
IESI	METHOD(S)	CONDITION(S)			
INSPECTION	2009, 2010, 2017, and 2032	—			
SEAL	1014	A and C			
TEMPERATURE CYCLE	1010	С			
CONSTANT ACCELERATION	2001	3000g			
BURN-IN	1015 (note 1), 1030 (note 2)	TABLE 1			

Notes:

1. For Process Requirement "B*" (refer to ordering information), devices may be non-compliant with MIL-STD-883, Test Method 1015, Paragraph 3.2. Contact factory for details.

2. When applicable.

ORDERING INFORMATION (CONTINUED)



External Component Selection Software (refer to General Setup Conditions section) can be downloaded from DDC's web site: www.ddc-web.com.

The information in this data sheet is believed to be accurate; however, no responsibility is assumed by Data Device Corporation for its use, and no license or rights are granted by implication or otherwise in connection there with. Specifications are subject to change without notice.

Please visit our web site at www.ddc-web.com for the latest information.



105 Wilbur Place, Bohemia, New York, U.S.A. 11716-2482

For Technical Support - 1-800-DDC-5757 ext. 7771

Headquarters, N.Y., U.S.A. - Tel: (631) 567-5600, Fax: (631) 567-7358 Southeast, U.S.A. - Tel: (703) 450-7900, Fax: (703) 450-6610 West Coast, U.S.A. - Tel: (714) 895-9777, Fax: (714) 895-4988 United Kingdom - Tel: +44-(0)1635-811140, Fax: +44-(0)1635-32264 Ireland - Tel: +353-21-341065, Fax: +353-21-341568 France - Tel: +33-(0)1-41-16-3424, Fax: +33-(0)1-41-16-3425 Germany - Tel: +49-(0)89-15 00 12-11, Fax: +49-(0)89-15 00 12-22 Japan - Tel: +81-(0)3-3814-7688, Fax: +81-(0)3-3814-7689 World Wide Web - http://www.ddc-web.com

