


RoHS Compliant & Pb-Free Product
Package Style: QFN, 16-Pin, 3x3x0.9mm

Features

- +28dBm Linear Output Power, ULRC12.2 (26.5dBm, HSDPA)
- +28dB Linear Gain at +28dBm
- Digital Controlled HPM/LPM
- HSDPA Capable
- Low Quiescent Current (LPM <20mA)
- 21% Linear Efficiency@19dBm (LPM)

Applications

- 3V W-CDMA Handsets
- Multi-Mode W-CDMA 3G Handsets
- Spread-Spectrum Systems
- PCMCIA Cards



Functional Block Diagram

Product Description

The RF3266 is a high-power, high-efficiency, linear PA module designed for use as the final RF amplifier in 3V, 50Ω W-CDMA handheld digital cellular equipment, spread-spectrum systems, and other applications in the 1920MHz to 1980MHz band. The RF3266 has a digital control pin which, when enabled, will allow the amplifier to operate up to 19dBm output power with reduced current consumption. In the Low Power Mode, the current consumption may be reduced by more than 50% that of a standard power amplifier. The RF3266 is fully HSDPA-capable and is assembled in a 16-pin, 3mmx3mm, QFN package.

Ordering Information

RF3266 3V W-CDMA Linear PA Module
RF3266PCBA-410 Fully Assembled Evaluation Board

Optimum Technology Matching® Applied

- | | | | |
|--|--------------------------------------|-------------------------------------|-----------------------------------|
| <input checked="" type="checkbox"/> GaAs HBT | <input type="checkbox"/> SiGe BiCMOS | <input type="checkbox"/> GaAs pHEMT | <input type="checkbox"/> GaN HEMT |
| <input type="checkbox"/> GaAs MESFET | <input type="checkbox"/> Si BiCMOS | <input type="checkbox"/> Si CMOS | |
| <input type="checkbox"/> InGaP HBT | <input type="checkbox"/> SiGe HBT | <input type="checkbox"/> Si BJT | |

Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltages, V_{CC} (No RF)	7.0	V
Supply Voltage, V_{CC} (with RF) $P_{INMAX}=5\text{dBm}$, $P_{OUT}=29\text{dBm}$, $V_{SWR}=5:1$	4.3	V
Supply Voltage, V_{CCBIAS}	7.0	V
Control Voltage, V_{MODE}	3.5	V
Control Voltage, V_{REG}	3.5	V
RF - Input Power	+6	dBm
RF - Output Power	+30	dBm
Operating Case Temperature	-30 to +110	°C
Storage Temperature	-40 to +150	°C



Caution! ESD sensitive device.

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.

RoHS status based on EU Directive 2002/95/EC (at time of this document revision).

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
High Power Mode (V_{MODE} Low)					$T_C=+25^\circ\text{C}$, $V_{CC}=3.4\text{V}$, $V_{MODE}=0\text{V}$, $V_{REG}=2.85\text{V}$, Mod.=W-CDMA ULRMC 12.2, $P_{OUT}=+28\text{dBm}$, unless otherwise specified.
Operating Frequency Range	1920		1980	MHz	
Maximum Linear Output	28			dBm	
Maximum Linear Output (HSDPA)	26.5			dBm	HSDPA Modulation. See Condition A, Table 1.
Power Gain	25	28	32	dB	
Gain Delta versus Frequency	0	0.5	1	dB	
ACLR1 @ $\pm 5\text{MHz}$		-40	-36	dBc	
ACLR1 @ $\pm 5\text{MHz}$, HSDPA		-40	-36	dBc	$P_{OUT}=+26.5\text{dBm}$. See Condition A, Table 1.
ACLR2 @ $\pm 10\text{MHz}$		-52	-48	dBc	
ACLR2 @ $\pm 10\text{MHz}$, HSDPA		-52	-48	dBc	$P_{OUT}=+26.5\text{dBm}$. See Condition A, Table 1.
EVM	1	2.5	4	%	
Linear Efficiency	36	40		%	
I_{CC} (I_{CC} , $I_{CC-Bias}$)		463	515	mA	
Input VSWR		2.1:1			
Harmonic Output (2fo)			-10	dBm	$f=2f_0$, RBW=1MHz
Harmonic Output (3fo)			-25	dBm	$f=3f_0$, RBW=1MHz

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
High Power Mode (V_{MODE} Low), cont'd					
Noise Power					
GPS		-104		dBm/30KHz	-50 ≤ P _{OUT} ≤ P _{OUT,MAX} , RX = 1570 MHz to 1580 MHz
GSM		-110		dBm/30KHz	-50 ≤ P _{OUT} ≤ P _{OUT,MAX} , RX = 875 MHz to 960 MHz
DCS		-92		dBm/30KHz	-50 ≤ P _{OUT} ≤ P _{OUT,MAX} , RX = 1805 MHz to 1880 MHz
W-CDMA		-95		dBm/30KHz	-50 ≤ P _{OUT} ≤ P _{OUT,MAX} , RX = 2110 MHz to 2170 MHz, TX/RX Offset = 130 MHz
W-CDMA		-98		dBm/30KHz	-50 ≤ P _{OUT} ≤ P _{OUT,MAX} , RX = 2110 MHz to 2170 MHz, TX/RX Offset = 190 MHz
Bluetooth		-103		dBm/30KHz	-50 ≤ P _{OUT} ≤ P _{OUT,MAX} , RX = 2400 MHz to 2480 MHz
PHS		-57		dBm/30KHz	-50 ≤ P _{OUT} ≤ P _{OUT,MAX} , TX = 1932.3 MHz to 1980 MHz, RX = 1893.5 MHz to 1919.6 MHz
Stability			-60	dBc	3.1 ≤ V _{CC} ≤ 4.3V, -50 ≤ P _{OUT} ≤ P _{OUT,MAX} , RBW = 1 MHz, Load VSWR = 6:1, All Phase Angles
Ruggedness			No Damage		3.1 ≤ V _{CC} ≤ 4.3V, -50 ≤ P _{OUT} ≤ P _{OUT,MAX} , Load VSWR = 8:1, All Phase Angles
Reverse Intermodulation Product					
5 MHz Offset			-31	dBc	IM product, interferer at -40 dBc CW @ 5 MHz offset
10 MHz Offset			-41	dBc	IM product, interferer at -40 dBc CW @ 10 MHz offset
Phase Jump			25	°	V _{MODE} switched from 0V to 2.8V, P _{OUT} = +19 dBm

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
Low Power Mode (V _{MODE} High)					T _C = +25 °C, V _{CC} = 3.4V, V _{MODE} = 2.8V, V _{REG} = 2.85V, Mod. = W-CDMA ULRMC 12.2, P _{OUT} = 19dBm, unless otherwise specified.
Operating Frequency Range	1920		1980	MHz	
Maximum Linear Output	+19			dBm	
Maximum Linear Output (HSDPA)	+18			dBm	HSDPA Modulation. See Condition A, Table 2.
Power Gain	16	20	25	dB	
Gain Delta versus Frequency	0	0.5	1	dB	
ACLR1 @ ±5MHz		-40	-36	dBc	
ACLR1 @ ±5MHz, HSDPA		-40	-36	dBc	P _{OUT} = +18dBm. See Condition A, Table 2.
ACLR2 @ ±10MHz		-52	-48	dBc	
ACLR2 @ ±10MHz, HSDPA		-52	-48	dBc	P _{OUT} = +18dBm. See Condition A, Table 2.
EVM	1	2.5	4.0	%	
Input VSWR		1.3:1			
Linear Efficiency	16	21		%	
I _{CC} (I _{CC} , I _{CC-Bias})		110	145	mA	
Harmonic Output (2fo)			-15	dBm	P _{OUT} = +19dBm, f = 2fo, RBW = 1MHz
Harmonic Output (3fo)			-25	dBm	P _{OUT} = +19dBm, f = 3fo, RBW = 1MHz
Stability			-60	dBc	3.1 ≤ V _{CC} ≤ 4.3V, -50 ≤ P _{OUT} ≤ P _{OUT(MAX)} , RBW = 1MHz, Load VSWR = 6:1, All Phase Angles
Ruggedness			No Damage		3.1 ≤ V _{CC} ≤ 4.3V, -50 ≤ P _{OUT} ≤ P _{OUT(MAX)} , Load VSWR = 8:1, All Phase Angles
Reverse Intermodulation Product					
5 MHz Offset			-31	dBc	IM product, interferer at -40dBc CW @ 5MHz offset
10MHz Offset			-41	dBc	IM product, interferer at -40dBc CW @ 10MHz offset
Phase Jump			25	°	V _{MODE} switched from 2.8V to 0V, P _{OUT} = +19dBm

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
Power Supply					
Power Supply Voltage (V _{CC1} /V _{CC2})	3.1	3.4	4.3	V	
Power Supply Voltage (V _{CCBIAS})	1.7	3.4	4.3	V	
V _{REG} "Low" Voltage	0		0.5	V	PA shutdown
V _{REG} "High" Voltage	2.75	2.85	2.95	V	PA enabled
V _{REG} Current		4.00	4.50	mA	
High Power Idle Current (I _{CC1} /I _{CC2} /I _{CC_BIAS})	50	75	100	mA	V _{CC1} /V _{CCBIAS} /V _{CC2} =3.4V, V _{MODE} =0.0V, P _{OUT} =0W, V _{REG} =2.85V, T=+25 °C
Low Power Idle Current (I _{CC1} /I _{CC2} /I _{CC_BIAS})	10	18	25	mA	V _{CC1} /V _{CCBIAS} /V _{CC2} =3.4V, V _{MODE} =2.8V, P _{OUT} =0W, V _{REG} =2.85V, T=+25 °C
Leakage Current (I _{CC1} /I _{CC2} /I _{CC_BIAS})		0.2	5	μA	V _{CC1} /V _{CCBIAS} /V _{CC2} =4.3V, no RF applied, V _{MODE} =0.0V, V _{REG} =0.0V, T=+25 °C
V _{MODE} "Low" Voltage	0.0		0.5	V	Voltage range for High power mode.
V _{MODE} "High" Voltage	2.0		3.0	V	Voltage range for Low power mode.
V _{MODE} Current		500	600	μA	
RF Turn-On/Off Time			6	μS	
DC Turn-On/Off Time			10	μS	
Peak Envelope Power Detector (HPM)					T _C =+25 °C, V _{CC} =3.4V, V _{MODE} =2.8V, V _{REG} =2.85V, R _{DET} =3.6kΩ, Z _{LOAD} =50Ω, Mod.=W-CDMAULRMC12.2, unless otherwise specified.
Operating Frequency Range	1920		1980	MHz	
Output Power Operating Range	+10		+28	dBm	ULRMC12.2kbps
DC Output Voltage	0.1	0.2	0.3	V	P _{OUT} =0W
	0.5	0.7	1.0	V	P _{OUT} =+16dBm
	2.2	2.5	2.8	V	P _{OUT} =+28dBm

Condition Table 1

A) Max Linear Output (P_{OUTMAX_1}) reduction at normal and high voltage (V_{CC}>3.4V).

As a reference, the following setup shall be used for HSDPA test with reduced output power.

Parameter	Conditions	Level
Output Power (P _{OUT_MAX_1}) for different ratio of β _c to β _d for all values of β _{hs}	A) 1/15 ≤ β _c /β _d ≤ 12/15	+26.5dBm
	B) 13/15 ≤ β _c /β _d ≤ 15/8	+25.5dBm
	C) 15/7 ≤ β _c /β _d ≤ 15/0	+24.5dBm

Condition Table 2


A) Max Linear Output (P_{OUTMAX_1}) reduction at normal and high voltage (V_{CC}>3.4V).

As a reference, the following setup shall be used for HSDPA test with reduced output power.

Parameter	Conditions	Level
Output Power (P _{OUT_MAX_1}) for different ratio of β _c to β _d for all values of β _{hs}	A) 1/15 ≤ β _c /β _d ≤ 12/15	+18dBm
	B) 13/15 ≤ β _c /β _d ≤ 15/8	+17dBm
	C) 15/7 ≤ β _c /β _d ≤ 15/0	+16dBm

Pin	Function	Description
1	RF IN	AC-coupled RF input internally matched to 50Ω.
2	NC	This pin must remain floating.
3	VMODE	Digital control voltage input for switching the PA from low power mode to high power mode and vice versa. A “low” on this pin operates the PA in the specified high power mode. A “high” on this pin operates the PA in the specified low power mode.
4	VREG	Regulated voltage input required for operation of PA bias circuitry. This pin also functions as the PA enable/disable control.
5	VDET	An external load resistor (RDET) is required on this pin. A lowpass filter of averaging functionality is also required to reduce voltage ripple (due to modulation) to an acceptable amount. An isolator is required on the PA output for proper operation of PDET when the PA operates into a non-50Ω load impedance.
6	NC	This pin must remain floating.
7	NC	This pin must remain floating.
8	NC	This pin must remain floating.
9	RF OUT	AC-coupled RF output internally matched to 50Ω.
10	VCC2	Power supply input for the collector voltage on Q2 RF output amplification stage. A low frequency decoupling capacitor (4.7 μF) is required on this line. The voltage on this pin may be controlled by a DC converter.
11	VCC2	Same as pin 10.
12	VCC2	Same as pin 10.
13	VCC2L	Power supply input for the collector voltage on LPM Q2 RF output amplification stage. A low frequency decoupling capacitor (4.7 μF) is required on this line. The voltage on this pin may be controlled by a DC-DC converter.
14	IM	Interstage matching.
15	VCC1	Power supply input for the collector voltage on Q1 RF output amplification stage. A low frequency decoupling capacitor (4.7 μF) is required on this line. The voltage on this pin may be controlled by a DC-DC converter. Pin 15 is connected internally to pin 14, and should be connected together on the PCB.
16	VCCBIAS	Power supply input for the DC bias circuitry. The voltage on this pin must be 3.1V or greater for specified operation. Low frequency decoupling capacitors (4.7 μF and 1nF) are recommended on this line.
Pkg Base	GND	Ground connection. The package backside should be soldered to a topside ground pad connecting to the PCB ground plane with multiple vias. The pad should have a low thermal resistance and low electrical impedance to the ground plane.


Package Drawing



Shaded areas represent pin 1.

Dimensions in mm.

Preliminary Application Schematic



PCB Design Requirements

PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 3µinch to 8µinch gold over 180µinch nickel.

PCB Land Pattern Recommendation

PCB land patterns for RFMD components are based on IPC-7351 standards and RFMD empirical data. The pad pattern shown has been developed and tested for optimized assembly at RFMD. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from company to company, careful process development is recommended.

PCB Metal Land Pattern

- A = 0.64 x 0.28 (mm) Typ.
- B = 0.28 x 0.64 (mm) Typ.
- C = 0.78 x 0.64 (mm)
- D = 0.64 x 1.28 (mm)
- E = 1.50 (mm) Sq.

Dimensions in mm.




Figure 1. PCB Metal Land Pattern (Top View)

PCB Solder Mask Pattern

Liquid Photo-Imageable (LPI) solder mask is recommended. The solder mask footprint will match what is shown for the PCB metal land pattern with a 2mil to 3mil expansion to accommodate solder mask registration clearance around all pads. The center-grounding pad shall also have a solder mask clearance. Expansion of the pads to create solder mask clearance can be provided in the master data or requested from the PCB fabrication supplier.

A = 0.74 x 0.38 (mm) Typ.
B = 0.38 x 0.74 (mm) Typ.
C = 1.60 (mm) Sq.




Figure 2. PCB Solder Mask Pattern (Top View)

Thermal Pad and Via Design

The PCB land pattern has been designed with a thermal pad that matches the die paddle size on the bottom of the device.

Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203mm to 0.330mm finished hole size on a 0.5mm to 1.2mm grid pattern with 0.025mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.

Tape and Reel Information

Carrier tape basic dimensions are based on EIA481. The pocket is designed to hold the part for shipping and loading onto SMT manufacturing equipment, while protecting the body and the solder terminals from damaging stresses. The individual pocket design can vary from vendor to vendor, but width and pitch will be consistent.

Carrier tape is wound or placed onto a shipping reel either 330 mm (13 inches) in diameter or 178 mm (7 inches) in diameter. The center hub design is large enough to ensure the radius formed by the carrier tape around it does not put unnecessary stress on the parts.

Prior to shipping, moisture sensitive parts (MSL level 2a-5a) are baked and placed into the pockets of the carrier tape. A cover tape is sealed over the top of the entire length of the carrier tape. The reel is sealed in a moisture barrier, ESD bag, which is placed in a cardboard shipping box. It is important to note that unused moisture sensitive parts need to be resealed in the moisture barrier bag. If the reels exceed the exposure limit and need to be rebaked, most carrier tape and shipping reels are not rated as bakeable at 125 °C. If baking is required, devices may be baked according to section 4, table 4-1, column 8 of Joint Industry Standard IPC/JEDEC J-STD-033A.

The following table provides useful information for carrier tape and reels used for shipping the devices described in this document.

RFMD Part Number	Reel Diameter Inch (mm)	Hub Diameter Inch (mm)	Width (mm)	Pocket Pitch (mm)	Feed	Units per Reel
RF3266TR7	7 (178)	2.4 (61)	12	4	Single	2500

QFN (Carrier Tape Drawing with Part Orientation)

Notes:

- All dimensions are in millimeters (mm).
- Unless otherwise specified, all dimension tolerances per EIA-481.

$A_o = 3.18 \pm 0.10$
 $B_o = 3.18 \pm 0.10$
 $F = 5.50 \pm 0.05$
 $K_o = 1.02 \pm 0.10$
 $P = 4.00 \pm 0.10$
 $W = 12.00 +0.30/-0.10$

