

## Single Output LNB Power Supply Controller with I<sup>2</sup>C Interface

### General Description

The RT5006 is a highly integrated voltage regulator and interface IC, specifically designed for supplying power and control signals from advanced satellite Set-Top Box (STB) modules to the Low Noise Block (LNB) down converter in the antenna dish or to the multi-switch box.

The device consists of an independent current-mode Boost controller and a low dropout linear regulator and the circuitry required for 22kHz tone generation and integrates tone detection capability, to support full one-way DiSEqC™ communications.

All the functions and the LNB output voltages (16 programmable levels) can be controlled via the I<sup>2</sup>C bus. The RT5006 has fault signal to serve as an interrupt for the processor when any condition turns off the LNB controller (over current, over temperature and under voltage lockout). The states of these flags to the faults can be thoroughly examined through the I<sup>2</sup>C registers.


### Features

- Wide Input Supply Voltage Range : 8V to 16V
- Output Current Up to 700mA
- Output Current Limit of 800mA with 5ms Timer
- LNB Voltages (16 Programmable Levels)
- ±4.5% High Accuracy of LNB Voltage for 0mA to 500mA Current Output
- Fault Latch for OTP, OCP, UVLO
- Built-in 22kHz Tone Generator One-Way DiSEqC™ Communication
- Four Methods of 22kHz Tone Generation, via I<sup>2</sup>C Data Bits and/or External Pin
- Adjustable Rising/Falling Time via External Capacitor
- 2-Wire Serial I<sup>2</sup>C Compatible Interface
- RoHS Compliant and Halogen Free

### Applications

- LNB Power Supply and Control for Satellite Set-Top Box
- Analog and Digital Satellite Receivers/ Satellite TV, Satellite PC cards

### Simplified Application Circuit



## Ordering Information

RT5006 □ □


- Package Type
  - QW : WQFN-20L 4x4 (W-Type)  
(Exposed Pad-Option 2)
  - QWA : WQFN-28L 5x5 (W-Type)
- Lead Plating System
  - G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :


- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

## Pin Configurations



## Marking Information

RT5006GQW




0E= : Product Code  
YMDNN : Date Code

RT5006GQWA



RT5006GQWA : Product Number  
YMDNN : Date Code




## Functional Pin Description

Pin No.		Pin Name	Pin Function
WQFN-20L 4x4	WQFN-28L 5x5		
1	1	BOOST	Track Supply Voltage to Linear Regulator. Connect to the converter output. Use a low ESR capacitor to ensure low voltage ripple.
2, 4, 6, 13, 15, 18	2, 4, 5, 7, 13, 15 to 18, 20 to 24	NC	No Internal Connection.
3	3	TCAP	Capacitor (typ. 39nF) for Setting the Rise and Fall Time of the LNB Output. The capacitor should not be too small to avoid inrush current.
5	6	EXTM	External Modulation Input. Used for Tone generation control. Supply (by MCU) high level to apply a DiSEqC™ modulation envelope that modulates an internal tone and then transfers it symmetrically. It can also supply clock as an input for externally modulated DiSEqC™ tone signal that is transferred symmetrically onto output. Control the TGATE and TMODE status for tone generation option.

Pin No.		Pin Name	Pin Function
WQFN-20L 4x4	WQFN-28L 5x5		
7, 14, 21 (Exposed Pad)	8, 19, 29 (Exposed Pad)	GND	Analog Ground. The Exposed pad should be soldered to a large PCB and connected to GND for maximum thermal dissipation.
8	9	VREG	Internal Reference Output Typically. Connecting a capacitor (typ. 0.22 $\mu$ F) from this pin to GND.
9	10	SDA	Serial Interface Data Input/Output. Connect to VDD (typ. 3.3V to 5V) via a pull high resistor (typ. 4.7k $\Omega$ ). Connect to MCU for I <sup>2</sup> C communication. Support I <sup>2</sup> C fast mode (typ. 400kHz) communication.
10	11	ADD	Address Select. Supply by VA for different slave address selection. Several devices can connect to the same I <sup>2</sup> C bus by different VA and slave address. Slave address is 0x10 for VA = 0 to 0.7V, Slave address is 0x12 for VA = 1.3V to 1.7V, 0x14 for VA = 2.3V to 2.7V, 0x16 for VA = 3.3V to 5V.
11	14	IRQ	Interrupt Request (Active High). IRQ is an open drain output that connects to VDD (typ. 3.3V to 5V) via a pull high resistor (typ. 4.7k $\Omega$ ). The voltage level would be pulled low and latched when the faults (UVLO, OCP, TSD) occur. The release condition is fault removing, as I <sup>2</sup> C enables reading the status register.
12	12	SCL	Serial Interface Clock Input. Connect to VDD (typ. 3.3V to 5V) via a pull high resistor (typ. 4.7k $\Omega$ ). Connect to MCU for I <sup>2</sup> C communication. Support I <sup>2</sup> C fast mode (typ. 400kHz) communication.
17	25	VIN	Power Supply Input. A capacitor (typ. 0.1 $\mu$ F) should be connected to this pin. The operating voltage is 8V to 16V. Under Voltage Lockout (UVLO) is 7.35V.
18	26	LX	Switch Node. Connect an inductor (typ. 33 $\mu$ H) to input and a schottky diode to output. A RC snubber should be connected to this pin to reduce the voltage spike.
19	27	PGND	Power Ground.
20	28	LNB	Linear Regulator Output Provides the LNB Power. It can supply a 13V to 18V, 700mA and transmit a 600mVpp Tone signal to LNB. It can diagnose the OCP, PNG, CAD and DIS status by I <sup>2</sup> C.

Function Block Diagram



Operation

The RT5006 integrates the functions of a current mode Boost converter and a linear regulator. Use the I<sup>2</sup>C to control the LNB voltage and the Boost converter is at least 800mV greater than LNB voltage. The Boost converter is the high efficiency PWM architecture with 352kHz operation frequency. The linear regulator has the capability to source current up to 700mA during continuous operation. All the loop compensation, current sensing, and slope compensation functions are provided internally.

OCP

Both the Boost converter and the linear regulator have independent current limit. In the Boost converter (OCP1), this is achieved through cycle-by-cycle internal current limit (typ. 3.8A). In the linear regulator (OCP2), when the linear regulator exceeds OCP more than 5ms, the LNB output will be disabled and the OCP bit of the status register will be set to high.

I<sup>2</sup>C Interface

User can communicate with RT5006 by microcontroller via the two wires I<sup>2</sup>C. The two lines SDA and SCL are bidirectional lines, connected to a positive supply voltage via a pull-high resistor (typically 4.7kΩ).

Fault

The IRQ output becomes logic low when the RT5006 recognizes a latch fault condition. Latch fault conditions are indicated by the TSD, UVLO and OCP, and are latched

in the status register. The RT5006 latches all conditions in the status register until the completion of the data read.

Bandage Reference

The RT5006 provides the slew rate control during either start-up, or output voltage is transitioning. The rising and falling times of the output voltage can be set by the external capacitor connected from TCAP pin to GND.

Tone Circuit

This circuit is used for tone generation. Use the EXTM pin to control internal 22kHz oscillator output from LNB.

OTP

When the junction temperature reaches the OTP threshold temperature (typically 150°C), the Boost converter and the linear regulator are immediately disabled.

UVLO

The UVLO circuit compares the VIN with the UVLO threshold (7.7V rising typically) to ensure that the input voltage is high enough for reliable operation. The 350mV (typ.) hysteresis prevents supply transients from causing a shutdown.

PWM Controller

The loop compensation, current sensing, and slope compensation functions are provided internally.

**Absolute Maximum Ratings** (Note 1)

- Supply Input Voltage,  $V_{IN}$  ----- -0.3V to 28V
- Output Voltage LNB, LX and BOOST Pins ----- -0.3V to 28V
- Other Pins ----- -0.3V to 6V
- Power Dissipation,  $P_D$  @  $T_A = 25^\circ\text{C}$ 
  - WQFN-20L 4x4 ----- 3.46W
  - WQFN-28L 5x5 ----- 3.57W
- Package Thermal Resistance (Note 2)
  - WQFN-20L 4x4,  $\theta_{JA}$  ----- 28.8°C/W
  - WQFN-20L 4x4,  $\theta_{JC}$  ----- 7.2°C/W
  - WQFN-28L 5x5,  $\theta_{JA}$  ----- 28°C/W
  - WQFN-28L 5x5,  $\theta_{JC}$  ----- 7°C/W
- Junction Temperature ----- 150°C
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility (Note 3)
  - HBM (Human Body Model) ----- 2kV
  - MM (Machine Model) ----- 200V

**Recommended Operating Conditions** (Note 4)

- Supply Input Voltage (Note 5) ----- 8V to 16V
- Junction Temperature ----- -40°C to 125°C
- Ambient Temperature Range ----- -40°C to 85°C

**Electrical Characteristics**

( $V_{IN} = 12\text{V}$ ,  $V_{LOAD}$ ,  $I_{LOAD}$  is the output of LNB power,  $T_A = 25^\circ\text{C}$ , unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
LNB Output Accuracy, Load and Line Regulation	$E_{RR}$	Relative to selected $V_{LNB}$ target level, $I_{LOAD} = 0$ to 500mA	-4.5	--	4.5	%
Supply Current	$I_{IN\_OFF}$	ENB bit = 0, LNB output disabled	--	--	10	mA
	$I_{IN\_ON}$	ENB bit = 1, LNB output enabled, $I_{LOAD} = 0\text{mA}$	--	--	19	
Boost Switch On Resistance	$R_{DSON}$		--	300	600	mΩ
Switching Frequency	$f_{SW}$		320	352	384	kHz
Switch Current Limit	$I_{LIMSW}$	$V_{IN} = 10\text{V}$ , $V_{BOOST} = 20.4\text{V}$	--	3.8	--	A
Linear Regulator Voltage Drop	$V_{DROP}$	$V_{BOOST} - V_{LNB}$ , no tone signal, $I_{LOAD} = 500\text{mA}$	600	800	1000	mV
VREG output	$V_{REG}$		--	5	--	V
TCAP Pin Current	$I_{CHG}$	$V_{TCAP} = 0\text{V}$	-12.5	-10	-7.5	μA
	$I_{DISCHG}$	$V_{TCAP} = 4\text{V}$	7.5	10	12.5	
Ripple and Noise on LNB Output	$V_{RIP\_PP}$	20MHz Bandwidth Limit	--	30	--	mV <sub>PP</sub>
Load Regulation	$V_{OUT\_LOAD}$	$V_{LNB} = 13.709\text{V}$ , $I_{LNB} = 50\text{mA}$ to 450mA	--	38	76	mV
		$V_{LNB} = 19.042\text{V}$ , $I_{LNB} = 50\text{mA}$ to 450mA	--	45	90	

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Line Regulation	V <sub>OUT_LINE</sub>	V <sub>IN</sub> = 10V to 16V, V <sub>LNB</sub> = 13.709V, I <sub>LNB</sub> = 50mA	-10	--	10	mV
		V <sub>IN</sub> = 10V to 16V, V <sub>LNB</sub> = 19.042V, I <sub>LNB</sub> = 50mA	-10	--	10	
<b>Protection</b>						
Output Over Current Limit	I <sub>LIM_LNB</sub>		700	850	1000	mA
Output Over Current Disable Time	t <sub>DIS</sub>		--	5	--	ms
VIN Turn On Threshold	V <sub>IN_TH</sub>	V <sub>IN</sub> Rising	7.4	7.7	8	V
VIN Under Voltage Lockout Hysteresis	V <sub>UVLO_HYS</sub>		--	350	--	mV
OTP Threshold	T <sub>OTP</sub>		--	150	--	°C
OTP Hysteresis	T <sub>OTPHYS</sub>		--	30	--	°C
Power Not Good (Low)	PNG <sub>LOSET</sub>	With respect to V <sub>LNB</sub> setting; V <sub>LNB</sub> low, PNG set to 1	88	91	94	%
Power Not Good (Low) Hysteresis	PNG <sub>LO_HYS</sub>	With respect to V <sub>LNB</sub> setting	--	4	--	%
Power Not Good (High)	PNG <sub>HISET</sub>	With respect to V <sub>LNB</sub> setting; V <sub>LNB</sub> high, PNG set to 1	106	109	112	%
Power Not Good (High) Hysteresis	PNG <sub>HIHYS</sub>	With respect to V <sub>LNB</sub> setting	--	4	--	%
<b>Tone</b>						
Tone Frequency	f <sub>TONE</sub>		20	22	24	kHz
Tone Amplitude, Peak to Peak	V <sub>TONE_PP</sub>	I <sub>LOAD</sub> = 0 to 500mA, C <sub>LOAD</sub> = 750nF	550	720	900	mV
Tone Duty Cycle	D <sub>CTONE</sub>	I <sub>LOAD</sub> = 0 to 500mA, C <sub>LOAD</sub> = 750nF	40	50	60	%
Tone Rise Time	t <sub>RTONE</sub>	I <sub>LOAD</sub> = 0 to 500mA, C <sub>LOAD</sub> = 750nF	5	10	15	μs
Tone Fall Time	t <sub>FTONE</sub>	I <sub>LOAD</sub> = 0 to 500mA, C <sub>LOAD</sub> = 750nF	5	10	15	μs
EXTM Logic Input	V <sub>EXTM_H</sub>		2	--	--	V
	V <sub>EXTM_L</sub>		--	--	0.6	
EXTM Input Leakage	I <sub>EXTMLKG</sub>		--	--	5	μA
<b>I<sup>2</sup>C Compatible Interface</b>						
Logic Input (SDA, SCL)	High Level	V <sub>SCL_H</sub>	2	--	--	V
	Low Level	V <sub>SCL_L</sub>	--	--	0.6	
Logic Input Hysteresis	V <sub>I<sup>2</sup>CIHYS</sub>		--	150	--	mV
Logic Input Current	I <sub>I<sup>2</sup>CI</sub>		-10	<±1	10	μA
Logic Output Voltage SDA and IRQ	V <sub>T2COUT_L</sub>		--	--	0.4	V
Logic Output Leakage SDA and IRQ	I <sub>T2CLKG</sub>		--	--	10	μA
SCL Clock Frequency	f <sub>CLK</sub>		--	--	400	kHz

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Output Fall Time	t <sub>FL2COUT</sub>		--	--	250	ns
Bus Free Time Between Stop/Start	t <sub>BUF</sub>		1.3	--	--	μs
Hold Time Start Condition	t <sub>HD_STA</sub>		0.6	--	--	μs
Setup Time for Start Condition	t <sub>SU_STA</sub>		0.6	--	--	μs
SCL Low Time	t <sub>LOW</sub>		1.3	--	--	μs
SCL High Time	T <sub>HIGH</sub>		0.6	--	--	μs
Data Setup Time	t <sub>SU_DAT</sub>		100	--	--	ns
Data Hold Time	t <sub>HD_DAT</sub>		0	--	900	ns
Setup Time for Stop Condition	t <sub>SU_STO</sub>		0.6	--	--	μs
<b>I<sup>2</sup>C Address Setting</b>						
ADD Voltage for Address 0001, 000	Address1		0	--	0.7	V
ADD Voltage for Address 0001, 001	Address2		1.3	--	1.7	V
ADD Voltage for Address 0001, 010	Address3		2.3	--	2.7	V
ADD Voltage for Address 0001, 011	Address4		3.3	--	5	V

**Note 1.** Stresses beyond those listed “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.


**Note 2.** θ<sub>JA</sub> is measured at T<sub>A</sub> = 25°C on a high effective thermal conductivity four-layer test board per JEDEC 51-7. θ<sub>JC</sub> is measured at the exposed pad of the package.

**Note 3.** Devices are ESD sensitive. Handling precaution is recommended.

**Note 4.** The device is not guaranteed to function outside its operating conditions.

**Note 5.** Operation at V<sub>IN</sub> = 16V may be limited by power loss in the linear regulator.

Typical Application Circuit




Note :

- (1) C5 and L2 are used for filter to reduce the voltage ripple into BOOST pin.
- (2) D2, D3, D4, are used for surge protection. The clamping voltage of D4 is 30V, the break down voltage must be higher than 24V as recommended.
- (3) IRQ, SDA and SCL are connected to VDD via a pull high resistor (typ. 4.7kΩ).
- (4) EXTSM, SDA, SCL and IRQ are connected to microcontroller directly.
- (5) Use a low ESR capacitor for C4 (typ. 100µF) to reduce the voltage ripple.
- (6) The capacitor C6 of TCAP should not be less than 39nF to avoid inrush current.
- (7) The capacitor C3 should not be less than 0.1µF for the power stability.

Timing Diagram


I<sup>2</sup>C Interface Timing Diagram






**Typical Operating Characteristics**


**Boost Efficiency vs. Load Current**




**Boost + LNB Efficiency vs. Load Current**




**Tone Frequency vs. Temperature**




**Tone Amplitude vs. Temperature**




**Tone Duty Cycle vs. Temperature**




**Under Voltage Lockout vs. Temperature**




LNB Rising Time




VLNB Transition from 13V to 18V




VLNB Transition from 18V to 13V




22kHz Tone




Option 1 Internal Tone Control by TGATE




Option 2 Internal Tone Control by EXTM



**Option 3 External Tone Control by TGATE**



**Option 4 External Tone Control by TGATE**



## Application Information

### Boost Converter/Linear Regulator

The RT5006 integrates a current mode Boost converter and linear regulator. Use the I<sup>2</sup>C to control the LNB voltage and the Boost converter track is at least greater 800mV than LNB voltage. The Boost converter is the high efficiency PWM architecture with 352kHz operation frequency. The linear regulator has the capability to source current up to 700mA during continuous operation. All the loop compensation, current sensing, and slope compensation functions are provided internally.

The RT5006 has current limiting on the Boost converter and the LNB output to protect the IC against short circuits. The internal MOSFET will turn off when the LX current is higher than 3.8A cycle-by-cycle. If the LNB output in heavy load, output current is limited to typically 800mA, IRQ latch to low and the LNB output will be disabled if the over current condition is more than 5ms. The RT5006 must be enabled by reading the status register to release the IRQ.

### Input Capacitor Selection

The input capacitor reduces voltage spikes from the input supply and minimizes noise injection to the converter. A 100µF capacitance is sufficient for most applications. Nevertheless, a higher or lower value may be used depending on the noise level from the input supply and the input current to the converter. Note that the voltage rating of the input capacitor must be greater than the maximum input voltage.

### Inductor Selection

The inductance depends on the maximum input current. As a general rule, the inductor ripple current range is 20% to 40% of the maximum input current. If 40% is selected as an example, the inductor ripple current can be calculated according to the following equations :

$$I_{IN(MAX)} = \frac{V_{OUT} \times I_{OUT(MAX)}}{\eta \times V_{IN}}$$

$$I_{RIPPLE} = 0.4 \times I_{IN(MAX)}$$

where  $\eta$  is the efficiency of the converter,  $I_{IN(MAX)}$  is the maximum input current, and  $I_{RIPPLE}$  is the inductor ripple current. The input peak current can then be obtained by adding the maximum input current with half of the inductor ripple current as shown in the following equation :

$$I_{PEAK} = 1.2 \times I_{IN(MAX)}$$

Note that the saturated current of the inductor must be greater than  $I_{PEAK}$ . The inductance can eventually be determined according to the following equation :

$$L = \frac{\eta \times (V_{IN})^2 \times (V_{OUT} - V_{IN})}{0.4 \times (V_{OUT})^2 \times I_{OUT(MAX)} \times f_{OSC}}$$

where  $f_{OSC}$  is the switching frequency. For better system performance, a shielded inductor is preferred to avoid EMI problems.

### Boost Output Capacitor Selection

The RT5006 Boost regulator is internally compensated and relies on the inductor and output capacitor value for overall loop stability. The output capacitor is in the 50µF to 200µF range with a low ESR, as strongly recommended. The voltage rating on this capacitor should be in the 25V to 35V range since it is connected to the Boost  $V_{OUT}$  rail.

The output ripple voltage is an important index for estimating chip performance. This portion consists of two parts. One is the product of the inductor current with the ESR of the output capacitor, while the other part is formed by the charging and discharging process of the output capacitor. As shown in Figure 1,  $\Delta V_{OUT1}$  can be evaluated based on the ideal energy equalization. According to the definition of Q, the Q value can be calculated as the following equation :

$$Q = \frac{1}{2} \times \left[ \left( I_{IN} + \frac{1}{2} \Delta I_L - I_{OUT} \right) + \left( I_{IN} - \frac{1}{2} \Delta I_L - I_{OUT} \right) \right] \times \frac{V_{IN}}{V_{OUT}} \times \frac{1}{f_{OSC}} = C_{OUT} \times \Delta V_{OUT1}$$

where  $f_{OSC}$  is the switching frequency and  $\Delta I_L$  is the inductor ripple current. Bring  $C_{OUT}$  to the left side to estimate the value of  $\Delta V_{OUT1}$  according to the following equation :

$$\Delta V_{OUT1} = \frac{D \times I_{OUT}}{\eta \times C_{OUT} \times f_{OSC}}$$

where  $D$  is the duty cycle and  $\eta$  is the Boost converter efficiency. Finally, take ESR into consideration, the overall output ripple voltage can be determined by the following equation :

$$\Delta V_{OUT1} = I_{IN} \times ESR + \frac{D \times I_{OUT}}{\eta \times C_{OUT} \times f_{OSC}}$$




Figure 1. The Output Ripple Voltage without the Contribution of ESR

### Schottky Diode Selection

Schottky diodes are chosen for their low forward voltage drop and fast switching speed. However, when making a selection, important parameters such as power dissipation, reverse voltage rating, and pulsating peak current should all be taken into consideration. A suitable Schottky diode's reverse voltage rating must be greater than the maximum output voltage and its average current rating must exceed the average output current. The chosen diode should also have a sufficiently low leakage current level, since it increases with temperature.

### Under Voltage Lockout (UVLO)

The UVLO circuit compares the input voltage at  $V_{IN}$  with the UVLO threshold (7.7V Rising typ.) to ensure that the input voltage is high enough for reliable operation. The 350mV (typ.) hysteresis prevents supply transients from causing a shutdown. Once the input voltage exceeds the UVLO rising threshold, start-up begins. When the input voltage falls below the UVLO falling threshold, all IC internal functions will be turned off by the controller.

### Over-Current Protection

The RT5006 features an over-current protection function to prevent chip damage from high peak currents. Both the Boost converter and the linear regulator have independent current limit. In the Boost converter, this is achieved through cycle-by-cycle internal current limit. During the ON-period, the chip senses the inductor current that is flowing into the LX pin. The internal N-MOSFET will be turned off if the peak inductor current reaches the current-limit value of 3.8A (typ.). When the linear regulator exceeds 800mA (typ.) more than 5ms, the LNB output will be disabled and the OCP bit of the status register will be set to high. The IRQ voltage will be set to low and latched. OCP bit non-affected by current limit occurs through the Boost converter. During this period of time, if the current limit condition disappears, the OCP bit will be cleared and the part restarts. If the part is still in current limit after this time period, the linear regulator and Boost converter will automatically disable to prevent the part from overheating.

### Short Circuit Protection

If the LNB output is shorted to ground, and more than 5ms, the RT5006 will be disabled.

### Slew Rate Control

The RT5006 provides the slew rate control during either start-up, or output voltage is transitioning. The output voltage rise and fall times can be set by the capacitor connected from TCAP pin to GND. The value of  $C_{TCAP}$  can be calculated using the following formula :

$$C_{TCAP} = 6(I_{TCAP} / SR)$$

$$SR = \Delta V_{LNB} / \Delta t$$

Where  $C_{TCAP}$  is the TCAP value in nF,  $I_{TCAP}$  is the TCAP pin charge/discharge current (typ.  $10\mu A$ ), SR is the LNB output voltage slew rate,  $\Delta V_{LNB}$  is the differential transition voltage and the  $\Delta t$  is the required transition time in ms.

The typical value of  $C_{TCAP}$  is 39nF for most applications. However, it is necessary to increase the value of  $C_{TCAP}$  to avoid inrush current of the LNB output but too large value will probably cause the voltage transition specifications to be exceeded. The output linear regulator provides approximately 40mA of pull-down capability to ensure that the output volts are ramped from 20V to 13V in a reasonable amount of time.

### Over Temperature Protection


When the junction temperature reaches the critical temperature (typ.  $150^{\circ}C$ ), the Boost converter and the linear regulator are immediately disabled, the TSD bit set to high and the IRQ voltage goes low. When the junction temperature cools down to a lower temperature threshold

specified, this bit will be cleared and the RT5006 will be allowed to restart by normal start operation.

### I<sup>2</sup>C Write/Read

Writing and reading to the RT5006 register is shown in Figure 2. The slave address is controlled by ADD voltage, please refer to the Table 1. In writing mode, the slave address is proportional to ADD voltage. It requires transmission of total 18 bits—two 8-bit bytes of data and an acknowledge bit after each byte. The slave device (RT5006) pulls down the SDA for an acknowledgement (ACK) if the slave address is correct. Otherwise, the 9<sup>th</sup> bit of SDA keeps to high, it is a not-acknowledge (NACK) condition. In reading mode, the R/W bit of the slave address is 1, RT5006 outputs data after receiving the right slave address. The master (microcontroller) should make an ACK to slave for continuous transmission. The RT5006 stops the data outputs if the master feedbacks a NACK before stop condition.

- I<sup>2</sup>C Write Timing of LNB Output Control



- I<sup>2</sup>C Read Timing of LNB Status




Figure 2. I<sup>2</sup>C Write and Read Timing Control

Table 1. RT5006 ADD Voltage and Slave Address

RT5006 Slave Address		Write	Read	Min	Typ	Max
Address1	[A1,A0] = [0,0]	0x10	0x11	0	--	0.7
Address2	[A1,A0] = [0,1]	0x12	0x13	1.3	--	1.7
Address3	[A1,A0] = [1,0]	0x14	0x15	2.3	--	2.7
Address4	[A1,A0] = [1,1]	0x16	0x17	3.3	--	5

**Interrupt Request (IRQ)**

The RT5006 provides an interrupt pin (IRQ), which is an open-drain, active high output. This output may be connected to a common IRQ line with a suitable external pull-up resistor and can be used with other I<sup>2</sup>C compatible devices to request attention from the master controller.

The IRQ output becomes logic low when the RT5006 recognizes a fault condition, or at power on, when the main supply, V<sub>IN</sub>, and the internal logic supply, V<sub>REG</sub>, reach the correct operating conditions. It is only reset to inactive when the I<sup>2</sup>C master addresses the RT5006 with the read/write bit set (reading mode enabled), shown as below. Fault conditions are indicated by the TSD, UVLO

and OCP bits, and are latched in the status register (see the Table 2).

The DIS, PNG status bits do not cause an interrupt. All these bits are continually updated, apart from the DIS bit, which changes when the LNB is either disabled, intentionally or due to a fault, or is enabled. When the master recognizes an interrupt, reference the Figure3, it addresses all slaves connected to the interrupt line in sequence, and then reads the status register to determine which device is requesting attention. The RT5006 latches all conditions in the status register until the completion of the data read.




Figure 3. IRQ Latch and Release Control

**Table 2. Fault Detect Function and IRQ Status**

Bit	Bit Name	Description	Latched or Not	Reset Condition	IRQ Status
0	DIS	LNB output disable	No	LNB enabled and no latched faults	None
1		Not used			None
2	OCP	Over current	Yes	LNB output current less than OCP current and I <sup>2</sup> C Read the status register.	IRQ set low
3		Not used			None
4	PNG	Power not good	No	LNB Voltage within setting range	None
5		Not used			None
6	TSD	Thermal shutdown	Yes	Junction temperature less than TSD limit and I <sup>2</sup> C read the status register.	IRQ set low
7	UVLO	VIN under voltage	Yes	VIN voltage higher than the UVLO voltage and I <sup>2</sup> C read the status register.	IRQ set low

### LNB Output Voltage and Control Registers

The RT5006 control register 1 is shown in Table 3. VSEL [3:0] provides voltage control on the LNB output. This function provides the necessary levels for all the common standards. The function of line-adding compensation is enabled if the cable line has voltage drop. The voltage levels are defined in Table 4. Bit 3 VSEL3 switches

between the low level and high level output voltages on the LNB output. The low level, set to 0, is 12.709V nominal and the high level, set to 1, is 18.042V nominal. ENB bit controls the LNB output. When set to 1, the LNB output is switched on. When set to 0, the LNB output is disabled. Bit 6 and Bit 7 are the address register setting bits. Set to [0,0] for control register 1.

**Table 3. RT5006 Control Register 1**

Control Address (I1, I0) : (0, 0)		RT5006 Control Register 1		
Bit	Bit Name	Default	Access	Description
3 : 0	VSEL <3 : 0>	0000	W	16 steps output voltage selection
4		1	W	Not used
5	ENB	0	W	Enables or disables the LNB output 0 : Disable LNB output 1 : Enable LNB output
7 : 6	I1, I0	00	W	Address bit I1, I0 = (0, 0)

**Table 4. Output Voltage Amplitude Selection**

VSEL3	VSEL2	VSEL1	VSEL0	LNB (V)
0	0	0	0	12.709
0	0	0	1	13.042
0	0	1	0	13.375
0	0	1	1	13.709
0	1	0	0	14.042
0	1	0	1	14.375
0	1	1	0	14.709
0	1	1	1	15.042
1	0	0	0	18.042
1	0	0	1	18.375
1	0	1	0	18.709
1	0	1	1	19.042
1	1	0	0	19.375
1	1	0	1	19.709
1	1	1	0	20.042
1	1	1	1	20.375

Bit 0 to 3, VSEL <3:0> : These four bits provide 16-level LNB output voltage.

Bit 5, ENB : Enable the LNB output. When set to 1 the LNB output is switched on. When set to 0, the LNB output is disabled.


Bit 6 to 7, I0, I1 : Control register address. Register setting bits. Set to [1,0] for control register 2.

### Tone Generation Control Registers


The RT5006 control register 2 is shown in Table 5. That provides tone output control for control purpose. TMODE and TGATE are used for tone output control. The RT5006 provides four options for tone generation, please refer to the Figure 4. TMODE selects between the external 22kHz logic signal, select 0, on EXTM pin or the internal 22kHz oscillator, select 1, to control the tone generation on the LNB output. TGATE bit allows either the internal or external 22kHz tone signals to be gated. The selected tone is off when TGATE set to 0 and the selected tone is on when set to 1. Bit 6 and bit 7 are the control register setting bits. Set to [1,0] for control register 2.




Option 1 : Use internal tone, gated by the TGATE bit.



Option 3 : Use external tone, gated by the TGATE bit.



Option 2 : Use internal tone, gated by the EXT M pin.



Option 4 : Use external tone.




Figure 4. Tone Generation Options

Table 5. RT5006 Control Register 2

Control Address (I1, I0) : (1, 0)		RT5006 Control Register 2		
Bit	Bit Name	Default	Access	Description
0	TMODE	0	W	0 : External tone 1 : Internal tone
1	TGATE	0	W	0 : Tone gated off 1 : Tone gated on
5 : 2		00	W	Not used
7 : 6	I1, I0	00	W	Address bit I1, I0 = (1, 0)

Bit 0, TMODE : This bit controls the output tone origin. Following the internal 22kHz tone generator or the external signal on EXT M pin.

Bit 1, TGATE : This bit is used for enable/disable tone output.

Bit 6 to 7, I0, I1 : Control register address.

**Status Registers**

The RT5006 status register table is shown in Table 6 and Table 7. The status register is used for diagnosing the main fault conditions : Over Current Protection (OCP), Under Voltage Lockout (UVLO) and Thermal Shutdown (TSD). When these three faults occur, the LNB output is disabled and the bit is latched to 1 until the RT5006 is read by the master, assuming the fault has been resolved. The status register is updated on the rising edge of the 9<sup>th</sup> clock pulse in the data read sequence.

The Disable bit (DIS) is used to indicate the current condition of the LNB output. It is set when either a fault occurs or if the LNB is disabled intentionally by the I<sup>2</sup>C™ master. This bit isn't latched if the LNB is commanded on again.

The OCP bit is set to 1 if the LNB output detects an over current condition (typ. 800mA) over 5ms. Where the OCP bit is reset in all cases, allowing the master to enable the LNB output. If this bit has been set, please check that the output loading is short or too heavy before re-enable again.

The Power Not Good (PNG) is used for over voltage (typ. 109%) or under voltage (typ. 91%) detection of the LNB output voltage. If the LNB disabled or the output voltage is abnormal, PNG reports a logic 1 until the LNB output is enabled.

The TSD bit indicates 1 when the RT5006 has detected

the over-temperature condition. The disable bit, DIS, will also be set. If the condition is no longer present, then the TSD bit will be reset, allowing the master to enable the LNB output if required. If the condition is still present, then the TSD bit will remain at 1.

The UVLO bit, 1 is indicated that the RT5006 has detected that the input supply is below the minimum level. The disable bit, DIS, will also be set and the RT5006 will not re-enable the output until the condition is no longer present, then the UVLO bit will be reset allowing the master to re-enable the LNB output if required. If the condition is still present, then the UVLO bit will remain at 1.

The Cable Disconnected (CAD) is used for detecting the cable between LNB and the LNB head is disconnected or not. If the CADT bit of the control register 2 is set to 1, LNB linear regulator is disabled and the VSEL set to highest level an 1mA current source is applied between the BOOST and LNB output. If the BOOST voltage rises above 21V, CAD will be set to 1, reset if the LNB volts drop below typically 19.95V.

The DIS, PNG bits are reset without an I<sup>2</sup>C™ read sequence. The power on sequence of the master in a fault condition is to check the fault status by reading the Status registers then removing the fault condition until the status bit is reset. The fault may be detected either by continuously polling status registers or by responding to an interrupt request (IRQ).

**Table 6. RT5006 Status Register 1**

Status Address		RT5006 Status Register 1		
Bit	Bit Name	Default	Access	Description
0	DIS	0	R	LNB output disable
1		0	R	Not used
2	OCP	0	R	Over current
3		0	R	Not used
4	PNG	0	R	Power not good
5		0	R	Not used
6	TSD	0	R	Thermal shutdown
7	UVLO	0	R	VIN under voltage

**Table 7. RT5006 Status Register 2**


Status Address		RT5006 Status Register 2		
Bit	Bit Name	Default	Access	Description
7 : 0		0	R	Not used

**I<sup>2</sup>C Interface**

User can communicate with RT5006 by microcontroller via the two wires I<sup>2</sup>C. The two lines SDA and SCL are bidirectional lines, connected to a positive supply voltage via a pull-high resistor (typ. 4.7kΩ). The level of logic “0” and logic “1” is defined in the “Electrical Specifications” table. The output stages of RT5006 will have an open drain/open collector in order to perform the wired-AND function. Data on the I<sup>2</sup>C bus can be transferred up to 100kbps in the standard mode or up to 400kbps in the fast mode. One clock pulse is generated for each data bit transferred.


**START and STOP Conditions**

START condition is the SDA line level transition from high to low while SCL is high level. The STOP is the SDA line level transition from low to high while SCL is high level. Each command has to begin with a START condition and finish by a STOP condition.



**Data Validity**

The high or low level of the data line can only change when the SCL is low level. The data on the SDA line must be stable during the high period of the clock.




**Byte Format**

Every part the SDA and SCL line must be 9 bits long. There are 8 bits for a data byte and the 9<sup>th</sup> is the acknowledged bit. The number of bytes that can be transferred per transfer is unrestricted. Each byte is transferred with the most significant bit first (MSB).

**Acknowledge**

The master puts a resistive high level on the SDA line during the acknowledge clock pulse. The slave has to pull-low the SDA line during the acknowledge clock pulse. This behavior is called acknowledge, ACK. If the slave doesn't pull the SDA low, that is NACK (Not-Acknowledged) behavior. The RT5006 will not generate the ACK if the input voltage is under UVLO.



**Transmitted Data (I<sup>2</sup>C Bus Write Mode)**

In writing mode, the master (microcontroller) transmits the 8 bits data (MSB transmitted first) after START condition. Then the slave (RT5006) has to feedback an ACK condition during the acknowledge clock pulse if the data receiving is OK. The master transmitter can generate the STOP condition to end the transfer.

**Received Data (I<sup>2</sup>C Bus Read Mode)**

In reading mode, after the user transmits the slave address and data address, the master changes to RT5006 and the slave becomes the microcontroller. As for the following master generated clock bits, the RT5006 issues a byte on the SDA data bus line (MSB transmitted first) and the ACK condition is generated by microcontroller. After receiving the last data, the microcontroller enables a NACK condition to issue the data from master and the STOP condition to end the transfer.

**Thermal Considerations**

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance,  $\theta_{JA}$ , is layout dependent. For WQFN-20L 4x4 package, the thermal resistance,  $\theta_{JA}$ , is 28.8°C/W on a standard JEDEC 51-7 four-layer thermal test board. For WQFN-28L 5x5 package, the thermal resistance,  $\theta_{JA}$ , is 28°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at  $T_A = 25^\circ\text{C}$  can be calculated by the following formula:

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (28.8^\circ\text{C/W}) = 3.46\text{W for WQFN-20L 4x4 package}$$

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (28^\circ\text{C/W}) = 3.57\text{W for WQFN-28L 5x5 package}$$

The maximum power dissipation depends on the operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance,  $\theta_{JA}$ . The derating curve in Figure 5 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 5. Derating Curve of Maximum Power Dissipation

### Layout Considerations

For high frequency switching power supplies, the PCB layout is important to get good regulation, high efficiency and stability. The following descriptions are the guidelines for better PCB layout.

- ▶ For good regulation, place the power components as close as possible. The traces should be wide and short enough especially for the high current loop.
- ▶ Minimize the size of the LX node and keep it wide and shorter.
- ▶ The exposed pad of the chip should be connected to a strong ground plane for maximum thermal consideration.

The inductor should be placed as close as possible to the LX pin to minimize the noise coupling into other circuits.  
 LX node copper area should be minimized for reducing EMI  
 Place the power components as close as possible. The traces should be wide and short especially for the high-current loop.


The C4 should be connected directly from the output schottky diode to ground .

D2 should be placed as closed as possible to RT5006 for surge protection.

C2, C3, C5 and C6 should be placed as closed as possible to RT5006 for good filter.

D3 and D4 should be placed as closed as possible to V<sub>OUT</sub> for surge protection.

The exposed pad of the chip should be connected to analog ground plane for thermal consideration.



Separate power ground (PGND) and analog ground (AGND). Connect AGND and PGND islands at a single end. Make sure there are no other connections between these separate ground planes. The PGND should be wide and short enough to connect ground plane.

Figure 6. PCB Layout Guide for WQFN-20L 4x4

The inductor should be placed as close as possible to the LX pin to minimize the noise coupling into other circuits.  
 LX node copper area should be minimized for reducing EMI  
 Place the power components as close as possible. The traces should be wide and short especially for the high-current loop.


The C4 should be connected directly from the output schottky diode to ground .

D2 should be placed as closed as possible to RT5006 for surge protection.

C2, C3 and C6 should be placed as closed as possible to RT5005 for good filter.

D3 and D4 should be placed as closed as possible to V<sub>OUT</sub> for surge protection.



The exposed pad of the chip should be connected to analog ground plane for thermal consideration.



Separate power ground (PGND) and analog ground (AGND). Connect AGND and PGND islands at a single end. Make sure there are no other connections between these separate ground planes. The PGND should be wide and short enough to connect ground plane.

Figure 7. PCB Layout Guide for WQFN-28L 5x5

**Outline Dimension**




**DETAIL A**

Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min	Max	Min	Max	
A	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.150	0.300	0.006	0.012	
D	3.900	4.100	0.154	0.161	
D2	Option 1	2.650	2.750	0.104	0.108
	Option 2	2.100	2.200	0.083	0.087
E	3.900	4.100	0.154	0.161	
E2	Option 1	2.650	2.750	0.104	0.108
	Option 2	2.100	2.200	0.083	0.087
e	0.500		0.020		
L	0.350	0.450	0.014	0.018	

**W-Type 20L QFN 4x4 Package**



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.180	0.300	0.007	0.012
D	4.950	5.050	0.195	0.199
D2	3.000	3.300	0.118	0.130
E	4.950	5.050	0.195	0.199
E2	3.000	3.300	0.118	0.130
e	0.500		0.020	
L	0.450	0.650	0.018	0.026

W-Type 28L QFN 5x5 Package

**Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City  
 Hsinchu, Taiwan, R.O.C.  
 Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.