

# 4.5V-40V Vin, 600mA Synchronous Step-down DCDC Converter


### **FEATURES**


- Wide Input Range: 4.5V-40V
- Up to 600mA Continuous Output Current
- Less than 0.1% Output Ripple at 12V Output
- 0.81V ± 2.5% Feedback Reference Voltage
- Integrated  $600m\Omega$  High-Side and  $300m\Omega$  Low-Side Power MOSFETs
- Fixed Frequency 2MHz
- Pulse Skipping Mode (PSM) at Light Load
- 90uA Quiescent Current in Sleep Mode
- 80ns Minimum On-time
- 1ms Internal Soft-start Time
- Over-Temperature Protection
- Available in an TSOT23-6 Package

## **APPLICATIONS**

- Industrial 24V Distributed Power Bus
- Power meter
- · Elevator, PLC, Servo
- Automatic Control
- Automotive

## TYPICAL APPLICATION







### **DEVICE ORDER INFORMATION**

PACKAGE MARKING	PACKAGE DISCRIPTION
2400	TSOT-23-6


#### 1) For Tape & Reel, Add Suffix R

### ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature unless otherwise noted (1)

DESCRIPTION	MIN	MAX	UNIT
VIN, SW, EN	-0.3	42	V
BST	-0.3	49	V
SW	-1	42	V
BST-SW	-0.3	7	V
FB	-0.3	6	V
Operating junction temperature (2)	-40	150	С
Storage temperature T <sub>STG</sub>	-65	150	С

### PIN CONFIGURATION



6-Lead Plastic TSOT23-6

## **PIN FUNCTIONS**

NAME	NO.	PIN FUNCTION
BST	1	Power supply for the high-side power MOSFET gate driver. Must connect a 0.1uF or greater ceramic capacitor between BST pin and SW node.
GND	2	GND
FB	3	Buck converter output feedback sensing voltage. Connect a resistor divider from VOUT to FB to set up output voltage. The device regulates FB to the internal reference of 0.81V typically.
EN	4	Enable logic input. This pin supports high voltage input up to VIN supply to be connected VIN directly to enable the device automatically. The device has precision enable thresholds 1.21V rising / 1.1V falling for programmable UVLO threshold and hysteresis.
VIN	5	Power supply input. Must be locally bypassed.
SW	6	Switching node of the buck converter.

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.

The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.



## RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage range	4.5	40	V
$T_J$	Operating junction temperature	-40	125	°C

### **ESD RATINGS**

PARAMETER	DEFINITION	MIN	MAX	UNIT
V <sub>ESD</sub>	Human Body Model (HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins <sup>(1)</sup>	-2	+2	kV
	Charged Device Model (CDM), per ANSI-JEDEC-JS-002-2014specification, all pins <sup>(1)</sup>	-0.5	+0.5	kV

 <sup>(1)</sup> JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### THERMAL INFORMATION

PARAMETER	THERMAL METRIC	TSOT23-6	UNIT
R <sub>θJA</sub>	Junction to ambient thermal resistance	89	°C/W
Rejc	Junction to case thermal resistance	39	C/VV

### **ELECTRICAL CHARACTERISTICS**

V<sub>IN</sub>=12V, T<sub>J</sub>=-40°C~125°C, typical value is tested under 25°C.

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT		
Power Sup	Power Supply and Output							
V <sub>IN</sub>	Operating input voltage		4.5		40	V		
VIN UVLO	Input UVLO	V <sub>IN</sub> rising		4.3		V		
V IN_UVLO	Hysteresis			440		mV		
I <sub>SD</sub>	Shutdown current	EN=0, No load, VIN=12V		1	5	uA		
lα	Quiescent current	EN=floating, No load, No switching. VIN=12V. BST- SW=5V		90		uA		
Enable, Sof	ft Start and Working Modes							
V <sub>EN_H</sub>	Enable high threshold			1.21	1.4	V		
V <sub>EN_L</sub>	Enable low threshold		0.9	1.1		V		
Power MOS	SFETs .							
RDSON_H	High side FET on-resistance			600		mΩ		
RDSON_L	Low side FET on-resistance			300		mΩ		
Feedback a	and Error Amplifier					•		
V <sub>FB</sub>	Feedback Voltage		0.79	0.81	0.83	V		
Current Lin	nit					•		



SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
ILIM_HSD	HSD peak current limit		0.7	0.9	1.1	Α
ILIM_LSD	LSD valley current limit			8.0		Α
Switching F	requency					
F <sub>SW</sub>	Switching frequency	V <sub>IN</sub> =12V, V <sub>OUT</sub> =5V	1600	2000	2400	kHz
ton_min	Minimum on-time			80		ns
Soft Start T	ïme					
t <sub>ss</sub>	Internal soft-start time			1		ms
Protection						
\/	Feedback overvoltage with respect to	V <sub>FB</sub> /V <sub>REF</sub> rising		110		%
$V_{OVP}$	reference voltage	V <sub>FB</sub> /V <sub>REF</sub> falling		105		%
T <sub>SD</sub> *	Thermal shutdown threshold	T <sub>J</sub> rising		170		°C
	Hysteresis			25		

<sup>\*</sup>Derived from bench characterization



## TYPICAL CHARACTERISTICS




Figure 1. Efficiency vs Load Current, Vout=5V




Figure 3. Load Regulation (Vout=12V), Vin=24V




Figure 5. Reference VS Temperature




Figure 2. Efficiency vs Load Current, Vout=12V




Figure 4. Load Regulation (Vout=5V), Vin=24V




Figure 6. HS Current Limit VS Temperature



## TYPICAL CHARACTERISTICS




Figure 7. LS Current Limit VS Temperature




Figure 9. Shutdown Current vs Temperature, Vin=24V




Figure 11. VIN UVLO VS Temperature




Figure 8. Quiescent Current vs Temperature VIN=12V




Figure 10. EN Threshold vs Temperature




Figure 12. OVP VS Temperature






Figure 13. Functional Block Diagram



### **OPERATION**

#### Overview

The RT6200G device is 4.5V-40V input, 600mA output, fully integrated synchronous buck converters. The device employs fixed frequency peak current mode control. An internal clock with 2MHz frequency initiates turning on the integrated high-side power MOSFET Q1 in each cycle, then inductor current rises linearly and the converter charges output cap. When sensed voltage on high-side MOSFET peak current rising above the voltage of internal COMP (see functional block diagram), the device turns off high-side MOSFET Q1 and turns on low-side MOSFET Q2. The inductor current decreases when MOSFET Q2 is ON. In the next rising edge of clock cycle, the low-side MOSFET Q2 turns off. This repeats on cycle-by-cycle based.

The peak current mode control with the internal loop compensation network and the built-in 1ms soft-start simplify the RT6200G footprints and minimize the off-chip component counts. Meanwhile, it reduces the external passive components size as well.

The quiescent current of RT6200G is 90uA typical under no-load and without switching condition. When disabling the device, the supply shut down current is only 1µA. The RT6200G works at Pulse Skipping Mode PSM to further increase the power efficiency in light load condition.

## **Peak Current Mode Control and Pulse Skipping Mode**

The RT6200G employs fixed frequency peak current mode control. An internal clock initiates turning on the integrated high-side power MOSFET Q1 in each cycle, then inductor current rises linearly. When the current through high-side MOSFET reaches the threshold level set by the COMP voltage of the internal error amplifier, the high-side MOSFET turns off. The synchronous low-side MOSFET Q2 turns on till the next clock cycle begins or the inductor current falls to zero.

The error amplifier serves the COMP node by comparing the voltage of the FB pin with an internal 0.81V reference voltage. When the load current increases, a reduction in the feedback voltage relative to the reference raises COMP voltage till the average inductor current matches the increased load current. This feedback loop well regulates the output voltage to the reference. The device also integrates an internal slope compensation circuitry to prevent subharmonic oscillation when duty cycle is greater than 50% for a fixed frequency peak current mode control.

The RT6200G operates in Pulse Skipping Mode (PSM) with light load current to improve efficiency. When the load current decreases, an increment in the feedback voltage leads COMP voltage drop. When COMP falls to a low clamp threshold (400mV typically), device enters PSM. The output voltage decays due to output capacitor discharging during skipping period. Once FB voltage drops lower than the reference voltage, and the COMP voltage rises above low clamp threshold. Then high-side power MOSFET turns on in next clock pulse. After several switching cycles with typical 50mA peak inductor current, COMP voltage drops and is clamped again and pulse skipping mode repeats if the output continues light loaded.

This control scheme helps achieving higher efficiency by skipping cycles to reduce switching power loss and gate drive charging loss.

#### **VIN Power**

The RT6200G is designed to operate from an input voltage supply range between 4.5V to 40V, at least 0.1uF decoupling ceramic cap is recommended to bypass the supply noise. If the input supply locates more than a few inches from the converter, an additional electrolytic or tantalum bulk capacitor or with recommended 10uF may be required in addition to the local ceramic bypass capacitors.



### **Enable and Under Voltage Lockout UVLO**

The RT6200G Under Voltage Lock Out (UVLO) default startup threshold is typical 4.3V with VIN rising and shutdown threshold is 3.8V with VIN falling. The more accurate UVLO threshold can be programmed through the precision enable threshold of EN pin.

When applying a voltage higher than the EN high threshold (typical 1.21V/rising), the RT6200G enables all functions and the device starts soft-start phase. The RT6200G has the built in 1ms soft-start time to prevent the output overshoot and inrush current. When EN pin is pulled low, the internal SS net will be discharged to ground. Buck operation is disabled when EN voltage falls below its lower threshold (typically 1.1V/falling).

An internal 480k pull down resistor make EN pin floating shut down the RT6200G For the application requiring higher VIN UVLO voltage than the default setup, connecting an external R3 to VIN to program the new VIN UVLO. The resistor divider R3 is calculated by equation (1). If there is no requirement for the VIN UVLO program, connect the EN to VIN to simplify the external circuitry.

EN pin is a high voltage pin and can be directly connected to VIN to automatically start up the device with VIN rising to its internal UVLO threshold.




Figure 14. Adjustable VIN UVLO

$$R3 = \frac{(V_{rise} - 1.21) * 480k}{1.21} \tag{1}$$

Where:

V<sub>rise</sub>: Vin rise threshold to enable the device

#### **Output Voltage**

The RT6200G regulates the internal reference voltage at 0.81V with  $\pm$  2.5% tolerance over the operating temperature and voltage range. The output voltage is set by a resistor divider from the output node to the FB pin. It is recommended to use 1% tolerance or better resistors. Use Equation 2 to calculate resistance of resistor dividers. To improve efficiency at light loads, larger value resistors are recommended. However, if the values are too high, the regulator will be more susceptible to noise affecting output voltage accuracy.

$$R_{FB\_TOP} = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) * R_{FB\_BOT}$$
 (2)

where

R<sub>FB\_TOP</sub> is the resistor connecting the output to the FB pin.



R<sub>FB\_BOT</sub> is the resistor connecting the FB pin to the ground.

#### **Peak Current Limit**

The RT6200G has cycle-by-cycle peak current limit with sensing the internal high side MOSFET Q1 current during overcurrent condition. While the Q1 turns on, its conduction current is monitored by the internal sensing circuitry. Once the high-side MOSFET Q1 current exceeds the limit, it turns off immediately. The maximum current passing through the power MOSFET is limited cycle-by-cycle. The switching frequency folds back to prevent an inductor current run-away during start-up or short circuit.

#### **Bootstrap Voltage Regulator**

An external bootstrap capacitor between BST and SW pin powers floating high-side power MOSFET gate driver. The bootstrap capacitor voltage is charged from an integrated voltage regulator when high-side power MOSFET is off and low-side power MOSFET is on.

The floating supply (BST to SW) UVLO threshold is 2.7V rising and hysteresis of 350mV. When the converter operates with high duty cycle or prolongs in sleep mode for certain long time, the required time interval to recharging bootstrap capacitor is too long to keep the voltage at bootstrap capacitor sufficient. When the voltage across bootstrap capacitor drops below 2.35V, BST UVLO occurs. The RT6200G intervenes to turn on low side MOSFET periodically to refresh the voltage of bootstrap capacitor to guarantee operation over a wide duty range.

#### **Internal Soft-Start**

The RT6200G integrates an internal soft-start circuit that ramps the reference voltage from zero volts to 0.81V reference voltage in 1ms. If the EN pin is pulled below 1.1V, switching stops and the internal soft-start resets. The soft-start also resets during shutdown due to thermal overloading.

#### **Over Current Protection**

The RT6200G implements over current protection with cycle -by-cycle limiting high-side MOSFET peak current and low-side MOSFET valley current to avoid inductor current running away during unexpected overload or output hard short condition. The inductor current IL is monitored during high-side MOSFET Q1 and low-side MOSFET Q2 on.

As shown in Figure 15, when overload or hard short happens, once the high-side MOSFET Q1 current exceeds the HS limit, Q1 is turned off immediately and Q2 is turned on. If the low-side MOSFET Q2 current is higher than the LS current limit during Q2 ON time and next switching cycle will be skipped until Q2 current is lower than LS current limit. Then, Q1 is turned on and Q2 is turned off in another Over protection cycle until the overload or hard short is released.




Figure 15 Over Current Protection



## **Over voltage Protection**

The RT6200G implements the Over-voltage Protection OVP circuitry to minimize output voltage overshoot during load transient, recovering from output fault condition or light load transient. The overvoltage comparator in OVP circuit compares the FB pin voltage to the internal reference voltage. When FB voltage exceeds 110% of internal 0.81V reference voltage, the high-side MOSFET turns off to avoid output voltage continue to increase. When the FB pin voltage falls below 105% of the 0.81V reference voltage, the high-side MOSFET can turn on again.

#### **Thermal Shutdown**

Once the junction temperature in the RT6200G exceeds 170°C, the thermal sensing circuit stops converter switching and restarts with the junction temperature falling below 145°C. Thermal shutdown prevents the damage on device during excessive heat and power dissipation condition.



### APPLICATION INFORMATION

## **Typical Application**




Figure 16. 24V Input, 5V/0.6A Output




Figure 17. 24V Input, 12V/0.6A Output

### **Design Parameters**

Design Parameters	Example Value
Input Voltage	24V
Output Current	0.6A
Switching Frequency	2MHz
Start Input Voltage (rising VIN)	20V
Stop Input Voltage (falling VIN)	16V



### **Output Voltage**

The output voltage is set by an external resistor divider R1 and R2 in typical application schematic. Recommended R2 resistance is  $20K\Omega$ . Use equation 3 to calculate R1.

$$R_1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) * R_2 \tag{3}$$

where:

 $\bullet~V_{\text{REF}}$  is the feedback reference voltage, typical 0.81V

Table 1. R<sub>1</sub>, R<sub>2</sub>Value for Common Output Voltage (Room Temperature)

Vout	R <sub>1</sub>	R <sub>2</sub>
1.8 V	24.9 ΚΩ	20 ΚΩ
2.5 V	42.2 KΩ	20 ΚΩ
3.3 V	62 KΩ	20 ΚΩ
5 V	105 ΚΩ	20 ΚΩ
12 V	280 ΚΩ	20 ΚΩ

#### **Under Voltage Lock-Out**

An external resistor  $R_3$  from the input to EN pin can set the input voltage's Under Voltage Lock-Out (UVLO) threshold higher than the default 4.3V, like shown in Figure 14. The UVLO has two thresholds, one for power up when the input voltage is rising and the other for power down or brown outs when the input voltage is falling. Use Equation 4 to calculate the values of  $R_3$ . The power off voltage of UVLO can be derived by Equation 5.

$$V_{\text{rise}} = 1.21 * \left(1 + \frac{R_3}{480 \text{k}}\right) \tag{4}$$

$$V_{\text{fall}} = 1.1 * \left( 1 + \frac{R_3}{480 \text{k}} \right) \tag{5}$$

#### **Inductor Selection**

There are several factors should be considered in selecting inductor such as inductance, saturation current, the RMS current and DC resistance (DCR). Larger inductance results in less inductor current ripple and therefore leads to lower output voltage ripple. However, the larger value inductor always corresponds to a bigger physical size, higher series resistance, and lower saturation current. A good rule for determining the inductance to use is to allow the inductor peak-to-peak ripple current to be approximately 20%~30% of the maximum output current.

The peak-to-peak ripple current in the inductor ILPP can be calculated as in Equation 6.

$$I_{LPP} = \frac{V_{OUT} * (V_{IN} - V_{OUT})}{V_{IN} * L * f_{SW}}$$
(6)

Where

- ILPP is the inductor peak-to-peak current
- · L is the inductance of inductor
- fsw is the switching frequency
- V<sub>OUT</sub> is the output voltage
- V<sub>IN</sub> is the input voltage

Since the inductor-current ripple increases with the input voltage, so the maximum input voltage in application is always used to calculate the minimum inductance required. Use Equation 7 to calculate the inductance value.

$$L_{MIN} = \frac{V_{OUT}}{f_{SW} * LIR * I_{OUT(max)}} * (1 - \frac{V_{OUT}}{V_{IN(max)}})$$
 (7)



#### Where

- L<sub>MIN</sub> is the minimum inductance required
- f<sub>sw</sub> is the switching frequency
- V<sub>OUT</sub> is the output voltage
- V<sub>IN(max)</sub> is the maximum input voltage
- I<sub>OUT(max)</sub> is the maximum DC load current
- LIR is coefficient of ILPP to IOUT

The total current flowing through the inductor is the inductor ripple current plus the output current. When selecting an inductor, choose its rated current especially the saturation current larger than its peak operation current and RMS current also not be exceeded. Therefore, the peak switching current of inductor, I<sub>LPEAK</sub> and I<sub>LRMS</sub> can be calculated as in equation 8 and equation 9.

$$I_{LPEAK} = I_{OUT} + \frac{I_{LPP}}{2} \tag{8}$$

$$I_{LRMS} = \sqrt{(I_{OUT})^2 + \frac{1}{12} * (I_{LPP})^2}$$
 (9)

#### Where

- ILPEAK is the inductor peak current
- IouT is the DC load current
- ILPP is the inductor peak-to-peak current
- ILRMS is the inductor RMS current

In overloading or load transient conditions, the inductor peak current can increase up to the switch current limit of the device which is typically 0.8A. The most conservative approach is to choose an inductor with a saturation current rating greater than 0.8A. Because of the maximum I<sub>LPEAK</sub> limited by device, the maximum output current that the RT6200G can deliver also depends on the inductor current ripple. Thus, the maximum desired output current also affects the selection of inductance. The smaller inductor results in larger inductor current ripple leading to a higher maximum output current.

22uH inductor value is recommended for 12V output voltage and 15uH inductor is recommended for 5V output voltage.

### **Input Capacitor Selection**

The input current to the step-down DCDC converter is discontinuous, therefore it requires a capacitor to supply the AC current to the step-down DCDC converter while maintaining the DC input voltage. Use capacitors with low ESR for better performance. Ceramic capacitors with X5R or X7R dielectrics are usually suggested because of their low ESR and small temperature coefficients, and it is strongly recommended to use another lower value capacitor (e.g. 0.1uF) with small package size (0603) to filter high frequency switching noise. Place the small size capacitor as close to VIN and GND pins as possible.

The voltage rating of the input capacitor must be greater than the maximum input voltage. And the capacitor must also have a ripple current rating greater than the maximum input current ripple. The RMS current in the input capacitor can be calculated using Equation 10.

$$I_{CINRMS} = I_{OUT} * \sqrt{\frac{V_{OUT}}{V_{IN}} * (1 - \frac{V_{OUT}}{V_{IN}})}$$
 (10)

The worst case condition occurs at V<sub>IN</sub>=2\*V<sub>OUT</sub>, where:

$$I_{CINRMS} = 0.5 * I_{OUT} \tag{11}$$



For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

When selecting ceramic capacitors, it needs to consider the effective value of a capacitor decreasing as the DC bias voltage across a capacitor increases.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 12 and the maximum input voltage ripple occurs at 50% duty cycle.

$$\Delta V_{IN} = \frac{I_{OUT}}{f_{SW} * C_{IN}} * \frac{V_{OUT}}{V_{IN}} * (1 - \frac{V_{OUT}}{V_{IN}})$$
(12)

For this example, a  $4.7\mu F$ , X7R ceramic capacitors rated of 50 V in parallel are used. And a  $0.1 \mu F$  for high-frequency filtering capacitor is placed as close as possible to the device pins.

## **Bootstrap Capacitor Selection**

A 0.1µF ceramic capacitor must be connected between BOOT pin and SW pin for proper operation. A ceramic capacitor with X5R or better grade dielectric is recommended. The capacitor should have a 10V or higher voltage rating.

### **Output Capacitor Selection**

The selection of output capacitor will affect output voltage ripple in steady state and load transient performance.

The output ripple is essentially composed of two parts. One is caused by the inductor current ripple going through the Equivalent Series Resistance ESR of the output capacitors and the other is caused by the inductor current ripple charging and discharging the output capacitors. To achieve small output voltage ripple, choose a low-ESR output capacitor like ceramic capacitor. For ceramic capacitors, the capacitance dominates the output ripple. For simplification, the output voltage ripple can be estimated by Equation 13 desired.

$$\Delta V_{OUT} = \frac{V_{OUT} * (V_{IN} - V_{OUT})}{8 * f_{SW}^2 * L * C_{OUT} * V_{IN}}$$
(13)

Where


- ΔV<sub>OUT</sub> is the output voltage ripple
- fsw is the switching frequency
- L is the inductance of inductor
- Cout is the output capacitance
- V<sub>OUT</sub> is the output voltage
- V<sub>IN</sub> is the input voltage

Due to capacitor's degrading under DC bias, the bias voltage can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance. Typically, one 22µF ceramic output capacitors work for most applications.



### **Application Waveforms**

Unless otherwise noted the following conditions apply: Vin=24V, VOUT=12V, F<sub>SW</sub>=2000kHz.






Figure 19. Power down




Figure 20.Load Transient (0.06A-0.54A, 250mA/us)




Figure 21. SW and Vout Ripple (lout=0.6A)




Figure 22. SW and Vout Ripple (lout=0A)




Figure 23. Thermal, 24VIN, 12Vout, 0.6A



### **Layout Guideline**

The regulator could suffer from instability and noise problems without carefully layout of PCB. Radiation of high-frequency noise induces EMI, so proper layout of the high-frequency switching path is essential.

- 1. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize coupling.
- 2. The input capacitor needs to be very close to the VIN pin and GND pin to reduce the input supply ripple. Place a low ESR ceramic capacitor as close to VIN pin and the ground as possible to reduce parasitic effect.
- 3. Output inductor should be placed close to the SW pin. The area of the PCB conductor minimized to prevent excessive capacitive coupling.
- 4. The layout needs be done with well consideration of the thermal. A large top layer ground plate using multiple thermal vias is used to improve the thermal dissipation. The bottom layer is a large ground plane connected to the top layer ground by vias.






Figure 24. PCB Layout Example



## **PACKAGE INFORMATION**




**TOP VIEW** 



### NOTE:

- Drawing proposed to be made a JEDEC package outline MO-220 variation.
- 2. Drawing not to scale.
- 3. All linear dimensions are in millimeters.
- 4. Thermal pad shall be soldered on the board.
- 5. Dimensions of exposed pad on bottom of package do not include mold flash.
- 6. Contact PCB board fabrication for minimum solder mask web tolerances between the pins.





**BOTTOM VIEW** 

SYMBOL	Uni	t: Millimete	er
STWIDOL	MIN	TYP	MAX
Α			1.10
A1	0.000		0.10
A2	0.70		1.00
D	2.85		2.95
Е	2.65		2.95
E1	1.55		1.65
b	0.30		0.50
С	0.08		0.20
е	0.95(BSC)		
L	0.30		0.60
Θ	0°		8°
	•		



# TAPE AND REEL INFORMATION





Feeding Direction