

Complete LPDDR5/5X Memory Power Solution

1 General Description

The RT6301A is an integrated power management IC solution for LPDDR5 and LPDDR5X memory. This device provides two single buck voltage regulators VDD2 (1.065V/8A) and VDDQ (0.52V/3A), and one load switch VDD1 (1.8V/1A).


The RT6301A adopts an Advanced Constant On-Time (ACOT[®]) control architecture that provides ultra-fast transient response and further reduces the number of external components. In steady states, the ACOT[®] operates at a nearly constant switching frequency across line, load and output voltage ranges and simplifies the EMI filter design.

The RT6301A operates in diode emulation mode (DEM) under the light load condition, offering optimal light load efficiency. It also supports multiple operational modes, S0, S3, and S4/5, controlled by the EN/EN_VDDQ control inputs.

The RT6301A provides full protection functions, including the cycle-by-cycle current limit, OVP, UVP, input UVLO, and OTP.

All functions are integrated in a WQFN-19L 3x3 (FC) package. The recommended junction temperature range is -40°C to 125°C.

2 Ordering Information



Note 1.

Richtek products are Richtek Green Policy compliant and marked with ⁽¹⁾ indicates compatible with the current requirements of IPC/JEDEC J-STD-020.


3 Features

- **Wide Input Supply Range:** 4.5V to 23V for HV Buck Converter
- **Three High-Efficiency Output Regulators:**
 - **VDD1 (Load Switch):** 1.8V/1A
 - **VDD2 (HV Buck Converter):** 1.065V/8A
 - **VDDQ (LV Buck Converter):** 0.32V/3A or 0.52V/3A (Selectable by VSEL Pin)
- **12A Peak Output Current for VDD2**
- **Compliant with LPDDR5/5X Power-On/Off Sequence in JEDEC Standard**
- **Stable Operation with POSCAP and MLCC Capacitors**
- **Fast Transient Response with ACOT[®] Control**
- **Diode Emulation Mode (DEM) for Power Saving**
- **Low R_{DS(ON)} Internal Power MOSFETs**
- **Overcurrent Protection (OCP)**
- **Output Undervoltage or Overvoltage Protection (UVP/OVP)**
- **Input Undervoltage-Lockout (UVLO)**
- **Over-Temperature Protection (OTP)**
- **Power-Good Indicator**

4 Applications

- Laptop Computers
- Tablet PCs
- Networking Systems
- Distributed Power Systems

5 Marking Information



WA= : Product Code
YMDAN : Date Code

6 Simplified Application Circuit





Table of Contents

1	General Description	1	17.9	Over-Temperature Protection (OTP).....	20
2	Ordering Information	1	17.10	Input Undervoltage-Lockout (UVLO).....	20
3	Features	1	17.11	VSEL Logic Control.....	21
4	Applications.....	1	17.12	EN and EN_VDDQ Logic Control	21
5	Marking Information.....	1	17.13	Soft-Shutdown and Internal Output Voltage Discharge	21
6	Simplified Application Circuit	2	17.14	Power Good (PG)	21
7	Pin Configuration	4	17.15	Soft-Start	22
8	Functional Pin Description.....	4	17.16	Power-On and Power- Off Sequences.....	23
9	Functional Block Diagram	6	18	Application Information	25
10	Absolute Maximum Ratings	7	18.1	Inductor Selection	25
11	ESD Ratings.....	7	18.2	Input Capacitor Selection.....	25
12	Recommended Operating Conditions	7	18.3	Output Capacitor Selection	26
13	Thermal Information.....	8	18.4	External VCC Capacitor.....	27
14	Electrical Characteristics	8	18.5	External Bootstrap Capacitor and Resistor (C _{BOOT} and R _{BOOT}).....	27
15	Typical Application Circuit	12	18.6	Thermal Considerations.....	27
16	Typical Operating Characteristics	13	18.7	Layout Considerations	28
17	Operation	18	19	Outline Dimension.....	30
17.1	ACOT® Control Architecture.....	18	20	Footprint Information	31
17.2	Average Output Voltage Control Loop	18	21	Packing Information	32
17.3	Diode Emulation Mode (DEM).....	18	21.1	Tape and Reel Data	32
17.4	EN/EN_VDDQ/VSEL Sink Current	19	21.2	Tape and Reel Packing	33
17.5	VDD1 Current Limit	19	21.3	Packing Material Anti-ESD Property	34
17.6	VDD2 and VDDQ Valley Current Limit.....	19	22	Datasheet Revision History	35
17.7	Output Undervoltage Protection (UVP).....	20			
17.8	VDD2/VDDQ Output Overvoltage Protection (OVP).....	20			

7 Pin Configuration




8 Functional Pin Description

Pin No.	Pin Name	Pin Function
1	EN	Enable control input. It is for VDD1 load switch and VDD2 buck enable control. For the EN control logic of the RT6301A, refer to Table 2 . EN is pulled low internally.
2	VIN_VDD2	VDD2 input supply voltage pin. This pin supplies the VDD2 internal MOSFET and regulator. Use wide PCB traces and multiple vias to make the connection. Apply at least two layers for the input trace. It is necessary to connect the ceramic capacitor as close as possible from the VIN_VDD2 pin to the PGND_VDD2 pin.
3	PGND_VDD2	Power ground. Directly soldering to a large PCB PGND plane and connecting thermal vias near the PGND_VDD2 pin are required to minimize the parasitic impedance and thermal resistance.
4	VOUT_VDD1	VDD1 output voltage pin. It is necessary to connect a 22μF ceramic capacitor as close as possible from the VOUT_VDD1 pin to the PGND plane.
5	VIN_VDD1	VDD1 input supply voltage pin. A 1.8V power supply is recommended for the load switch input. Place a 10μF ceramic capacitor as close as possible to this pin.
6	VSEL	VSEL control input pin. The VSEL pin must be connected to 5V.
7	VOUT_VDD2	VDD2 output voltage sense feedback pin. Connect this pin to the positive terminal of the output capacitor for the VDD2 buck converter.
8, 9	NC	No connection. Please leave this pin floating.
10	PG	Power-good indicator is an open-drain output. This pin is pulled low as UVP, OVP, OTP, and EN low, or the output voltage is not regulated (such as before soft-start). An external pull-up resistor to VCC or another external rail is required, with the recommended pull-up resistor ranging from 10kΩ to 100kΩ. Do not pull the PG voltage higher than 6V.

Pin No.	Pin Name	Pin Function
11	LX_VDD2	The switch node of the VDD2 buck converter is internally connected to the source terminal of the high-side MOSFET and the drain terminal of the low-side MOSFET. This pin is also used for internal ramp generation, on-time generation, and current detection. Connect this pin to the output inductor and keep the sensitive traces and signals away.
12	BST_VDD2	Bootstrap supply for the VDD2 high-side gate driver. Connect a high-quality and low ESR ceramic capacitor (minimum C = 0.1μF F/0603) from the BOOT pin to the LX pin through short and low inductance paths. During the period when the low-side MOSFET is turned on, the bootstrap capacitor is charged by the BOOT pin to store the required energy for the high-side gate driver. A bootstrap resistor (0603 size, ≤10Ω) in series with the bootstrap capacitor is strongly recommended for reducing the voltage spike at the LX node.
13	EN_VDDQ	VDDQ enable control input. For the EN_VDDQ control logic of the RT6301A, refer to Table 2 . EN_VDDQ is pulled low internally.
14	AGND	Ground of internal analog circuitry. AGND must be connected to the PGND plane through a single point.
15	VCC	External 5V VCC input supply pin. Used as a supply to internal control circuits. Connect a high-quality capacitor (C = 4.7μF/0603) from this pin to AGND.
16	VOUT_VDDQ	VDDQ output voltage sense feedback pin. Connect this pin to the output capacitor of VDDQ Buck converter. The impedance of the VDDQ feedback trace must be less than 150mΩ.
17	VIN_VDDQ	VDDQ input voltage supply pin. This pin supplies the VDDQ internal MOSFET and regulator. Use wide PCB traces and multiple vias to make the connection. Apply at least two layers for the input trace. It is necessary to connect the ceramic capacitor as close as possible from the VIN_VDDQ pin to the PGND_VDDQ pin.
18	LX_VDDQ	The switch node of the VDDQ buck converter is internally connected to the source terminal of the high-side MOSFET and the drain terminal of the low-side MOSFET. This pin is also used for internal ramp generation, on-time generation, and current detection. Connect this pin to the output inductor and keep the sensitive traces and signals away.
19	PGND_VDDQ	VDDQ power ground. Directly soldering to a large PCB PGND plane and connecting thermal vias near the PGND_VDDQ pin are required to minimize parasitic impedance and thermal resistance.

9 Functional Block Diagram



10 Absolute Maximum Ratings

(Note 2)

- Supply Input Voltage, VCC----- -0.3V to 6.5V
- Supply Input Voltage, VIN_VDD1 ----- -0.3V to 6.5V
- Supply Input Voltage, VIN_VDD2 ----- -0.3V to 28V
- Supply Input Voltage, VIN_VDDQ----- -0.3V to 6.5V
- Switch Voltage, VLX_VDD2 ----- -0.3V to (VIN_VDD2 + 0.3V)
 <10ns ----- -16V to 38V
- Switch Voltage, VLX_VDDQ----- -0.3V to (VIN_VDDQ + 0.3V)
 <10ns ----- -7V to 12V
- Boot Voltage, VBST_VDD2 ----- (VLX_VDD2 - 0.3V) to (VLX_VDD2 + 6.5V)
- Other I/O Pin Voltages ----- -0.3V to 6.5V
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Junction Temperature ----- 150°C
- Storage Temperature Range ----- -65°C to 150°C

Note 2. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

11 ESD Ratings

(Note 3)

- ESD Susceptibility
 HBM (Human Body Model)----- 2kV

Note 3. Devices are ESD sensitive. Handling precautions are recommended.

12 Recommended Operating Conditions

(Note 4)

- Supply Input Voltage VCC ----- 4.5V to 5.5V
- Supply Input Voltage VIN_VDD1 ----- 1.7V to 1.9V
- Supply Input Voltage VIN_VDD2 ----- 4.5V to 23V
- Supply Input Voltage VIN_VDDQ ----- 4.5V to 5.5V
- Junction Temperature Range----- -40°C to 125°C

Note 4. The device is not guaranteed to function outside its operating conditions.

13 Thermal Information

(Note 5)

Thermal Parameter		WQFN-19L 3x3 (FC)	Unit
θ_{JA}	Junction-to-ambient thermal resistance (JEDEC standard)	61.56	°C/W
$\theta_{JC(Top)}$	Junction-to-case (top) thermal resistance	1.44	°C/W
$\theta_{JC(Bottom)}$	Junction-to-case (bottom) thermal resistance	2.93	°C/W
$\theta_{JA(EVB)}$	Junction-to-ambient thermal resistance (specific EVB)	34.31	°C/W
$\Psi_{JC(Top)}$	Junction-to-top characterization parameter	1.09	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	20.37	°C/W

Note 5. For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, [AN061](#).

14 Electrical Characteristics

($V_{IN_VDD2} = 12V$, $V_{EN} = V_{EN_VDDQ} = 5V$, $V_{CC} = 5V$. The typical values are referenced to $T_A = T_J = 25^\circ C$. Both minimum and maximum values are referenced to $T_A = T_J$ from $-10^\circ C$ to $105^\circ C$. Unless otherwise specified.)


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Supply Current						
VCC Supply Current VDD1 & VDD2 & VDDQ On (S0 Mode)	I_{VCC_S0}	$V_{EN} = V_{EN_VDDQ} = 5V$, no load, no switching	--	200	--	μA
VCC Supply Current VDD1 & VDD2 On (S3 Mode)	I_{VCC_S3}	$V_{EN} = 5V$, $V_{EN_VDDQ} = 0V$, no load, no switching	--	150	--	μA
Shutdown Supply Current (S4/S5 Mode)	I_{VCC_SHDN}	$V_{EN} = 0V$, $V_{CC} < 2V$	--	1	--	μA
UVLO						
VCC UVLO Rising Threshold	$V_{CC_UVLO_R}$		--	4	--	V
VCC UVLO Falling Threshold	$V_{CC_UVLO_F}$		--	3.8	--	V
V_{IN_VDD2} UVLO Rising Threshold	$V_{IN_VDD2_UVLO_R}$		--	4	--	V
V_{IN_VDD2} UVLO Falling Threshold	$V_{IN_VDD2_UVLO_F}$		--	3.8	--	V
V_{IN_VDDQ} UVLO Rising Threshold	$V_{IN_VDDQ_UVLO_R}$		--	4	--	V
V_{IN_VDDQ} UVLO Falling Threshold	$V_{IN_VDDQ_UVLO_F}$		--	3.8	--	V
V_{IN_VDD1} UVLO Rising Threshold	$V_{IN_VDD1_UVLO_R}$		--	1.65	--	V
V_{IN_VDD1} UVLO Falling Threshold	$V_{IN_VDD1_UVLO_F}$		--	1.55	--	V
Logic Threshold						
EN Input High Voltage	V_{EN_H}		1.2	--	--	V

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
EN_VDDQ Input High Voltage	V _{EN_VDDQ_H}		1.2	--	--	V
VSEL Input High Voltage	V _{VSEL_H}		1.2	--	--	V
EN Input Low Voltage	V _{EN_L}		--	--	0.4	V
EN_VDDQ Input Low Voltage	V _{EN_VDDQ_L}		--	--	0.4	V
VSEL Input Low Voltage	V _{VSEL_L}		--	--	0.4	V
EN Input Leakage Current	I _{EN_LK}	V _{EN} = 2V	--	0.3	--	μA
EN_VDDQ Input Leakage Current	I _{EN_VDDQ_LK}	V _{EN_VDDQ} = 2V	--	0.3	--	μA
VSEL Input Leakage Current	I _{VSEL_LK}	V _{VSEL} = 2V	--	0.3	--	μA
PG Pull Low Voltage	V _{PG_L}	I _{PG} = 10mA	--	--	0.4	V
VDD2 On Resistance						
High-Side MOSFET On-Resistance	R _{DSON_H_VDD2}	T _A = T _J = 25°C	--	28	--	mΩ
Low-Side MOSFET On-Resistance	R _{DSON_L_VDD2}	T _A = T _J = 25°C	--	14	--	mΩ
VDD2 Reference						
Output Voltage	V _{OUT_VDD2}	T _A = T _J = 25°C, CCM	1.054	1.065	1.076	V
VDD2 Switching Frequency						
Switching Frequency	f _{sw_VDD2}		400	500	600	kHz
VDD2 On-Time Timer Control						
Minimum On-Time	t _{ON_MIN_VDD2}		--	55	--	ns
Minimum Off-Time	t _{OFF_MIN_VDD2}		--	260	--	ns
VDD2 Current Limit						
L/S Valley Current Limit	I _{LIM_L_VDD2}	T _A = T _J = 25°C	12	15	18	A
VDD2 Protection						
OVP Threshold	V _{DD2_OVP_R}		--	125	--	%
OVP Hysteresis	V _{DD2_OVP_HYS}		--	10	--	%
OVP Timer Latch (Deglitch)	t _{DLY_OVP_VDD2}		--	20	--	μs
UVP Threshold	V _{DD2_UVP_F}		--	60	--	%
UVP Hysteresis	V _{DD2_UVP_HYS}		--	10	--	%
UVP Timer Latch (Deglitch)	t _{DLY_UVP_VDD2}		--	20	--	μs
VDD2 Discharge Resistor						
Discharge Resistor	R _{DISCHG_VDD2}	V _{EN} = 0V, V _{OUT} = 0.1V	--	10	--	Ω
VDDQ On-Resistance						
High-Side MOSFET On-Resistance	R _{DSON_H_VDDQ}	T _A = T _J = 25°C	--	100	--	mΩ

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Low-Side MOSFET On-Resistance	R _{DS(on)_L_VDDQ}	T _A = T _J = 25°C	--	50	--	mΩ
VDDQ Reference						
Output Voltage	V _{OUT_VDDQ}	V _{SEL} = 5V, T _A = T _J = 25°C, CCM and for general purpose	0.5148	0.52	0.5252	V
VDDQ Switching Frequency						
Switching Frequency	f _{sw_VDDQ}		1.6	2	2.4	MHz
VDDQ Current Limit						
L/S Valley Current Limit	I _{LIM_L_VDDQ}	T _A = T _J = 25°C	2.9	3.5	4.1	A
VDDQ On-Time Timer Control						
Minimum Off-Time	t _{OFF_MIN_VDDQ}		--	170	--	ns
VDDQ Protection						
OVP Threshold	V _{DDQ_OVP_R}		--	125	--	%
OVP Hysteresis	V _{DDQ_OVP_HYS}		--	10	--	%
OVP Timer Latch (Deglitch)	t _{DLY_OVP_VDDQ}		--	20	--	μs
UVP Threshold	V _{DDQ_UVP_F}		--	60	--	%
UVP Hysteresis	V _{DDQ_UVP_HYS}		--	10	--	%
UVP Timer Latch (Deglitch)	t _{DLY_UVP_VDDQ}		--	20	--	μs
VDDQ Discharge Resistor						
Discharge Resistor	R _{DISCHG_VDDQ}	V _{EN} = 0V, V _{OUT} = 0.1V	--	10	--	Ω
VDD1 On-Resistance						
Load Switch MOSFET On-Resistance	R _{DS(on)_VDD1}	T _A = T _J = 25°C	--	60	--	mΩ
VDD1 Reference						
Output Voltage	V _{OUT_VDD1}	V _{IN_VDD1} = 1.8V, T _A = T _J = 25°C, depend on V _{IN_VDD1}	--	1.8	--	V
VDD1 Current Limit and Protection						
Current Limit	I _{LIM_VDD1}	T _A = T _J = 25°C	1.05	1.35	1.65	A
Current Limit Delay	t _{DLY_OCP_VDD1}		--	2	10	μs
UVP Threshold	V _{DD1_UVP_F}		--	60	--	%
UVP Hysteresis	V _{DD1_UVP_HYS}		--	10	--	%
UVP Timer Latch (Deglitch)	t _{DLY_UVP_VDD1}		--	20	--	μs
VDD1 Discharge Resistor						
Discharge Resistor	R _{DISCHG_VDD1}	V _{EN} = 0V, V _{OUT} = 0.1V	--	10	30	Ω


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
VDD1/VDD2/VDDQ Soft-Start						
VDD1 Soft-Start Slew Rate	SRSS_VDD1	T _A = T _J = 25°C, from 10% to 90% V _{OUT}	--	5	--	mV/μs
VDD2 Soft-Start Slew Rate	SRSS_VDD2	T _A = T _J = 25°C, from 10% to 90% V _{OUT}	--	5	--	mV/μs
VDDQ Soft-Start Slew Rate	SRSS_VDDQ	T _A = T _J = 25°C, from 10% to 90% V _{OUT}	--	5	--	mV/μs
Power Good						
VDD2 PG Rising Threshold	VDD2_PG_R		--	90	--	%
VDD2 PG Falling Threshold	VDD2_PG_F		--	80	--	%
VDD1 PG Rising Threshold	VDD1_PG_R		--	90	--	%
VDD1 PG Falling Threshold	VDD1_PG_F		--	80	--	%
VDDQ PG Rising Threshold	VDDQ_PG_R		--	85	--	%
VDDQ PG Falling Threshold	VDDQ_PG_F		--	75	--	%
Power Good Low to High Deglitch Time	tdLY_PGH		--	20	--	μs
Power Good High to Low Deglitch Time	tdLY_PGL		--	20	--	μs
Thermal Shutdown						
Thermal Shutdown Threshold	TOTP		--	150	--	°C
Thermal Shutdown Hysteresis	TOTP_HYS		--	25	--	°C

15 Typical Application Circuit




16 Typical Operating Characteristics


VDD2 Efficiency vs. Output Current




VDDQ Efficiency vs. Output Current




VDDQ Efficiency vs. Output Current




VDD2 Frequency vs. Load Current















VDDQ Frequency vs Load Current




VDDQ Frequency vs. Load Current









VDD1 UVP




VDD2 UVP




VDDQ UVP




VDDQ UVP




VDDQ Load Transient




VDDQ Load Transient



VDD2 Load Transient



VDDQ VID Change



17 Operation

The RT6301A is an integrated power solution comprising two high-efficiency synchronous step-down converters for VDD2 and VDDQ, a 1.8V/1A load switch for VDD1. The high-efficiency synchronous step-down converters, VDD2 and VDDQ, utilize the proprietary Advanced Constant On-Time (ACOT[®]) control architecture, providing a very fast transient response. The ultra-fast ACOT[®] control enables the use of small output capacitance and optimizes the component size without an additional compensation network.

During normal operation, the high-side MOSFET turns on with a fixed one-shot on-time timer after the beginning of each clock cycle. The inductor current linearly increases when the high-side MOSFET turns on and the low-side MOSFET turns off. Similarly, the inductor current linearly decreases when the high-side MOSFET turns off and the low-side MOSFET turns on. The voltage ripple on the output has a similar shape to the inductor current due to the output capacitor ESR.

The feedback voltage ripple, compared with an internal reference, is captured by the output feedback pin. When a fixed minimum off-time timer times out and the inductor valley current is below the valley current-limit threshold, the fixed one-shot one-time timer is triggered if the feedback voltage falls below the feedback reference voltage. Therefore, the output voltage is regulated through the previously mentioned principle.

17.1 ACOT[®] Control Architecture

To achieve good stability with low-ESR ceramic capacitors, ACOT[®] uses a virtual inductor current ramp generated within the IC. The internal ramp signal replaces the ESR ramp normally provided by the output capacitor's ESR. The ramp signal and other internal compensations are optimized for low-ESR ceramic output capacitors.

Conventional COT control implements the on-time timer proportional to V_{OUT} and inversely proportional to V_{IN} to achieve a pseudo-fixed frequency with a wide V_{IN} range. A fixed on-time timer in conventional COT control has no compensation for the voltage drop of the MOSFETs and the inductor during higher load conditions.

To address the voltage drop of MOSFETs and the inductor without influencing the fast transient behavior of the COT topology, a frequency locked loop system with a slowly adjusting on-time timer is further added to the ACOT[®] control.

17.2 Average Output Voltage Control Loop

In continuous conduction mode, conventional COT control has a DC offset between $V_{OUT(average)}$ and V_{REF} , as shown in [Figure 1](#). In order to cancel the DC offset, the RT6301A provides an average output voltage control loop to adjust the comparator input V_{REF} . Hence, the $V_{OUT(average)}$ always follows the designed value. The control loop efficiently improves the load and line regulation without affecting the transient performance.




Figure 1. Conventional COT Control Loop Operation

17.3 Diode Emulation Mode (DEM)

In diode emulation mode, the RT6301A automatically and smoothly reduces the switching frequency under light-load conditions. As the output current decreases from heavy load to light load, the inductor current is naturally reduced. Once the valley point of the inductor current reaches zero during decreasing output current, the behavior transitions to a boundary mode between continuous conduction and discontinuous conduction mode. To emulate the behavior of a free-wheeling diode, the device only allows partial negative current flow from the drain to the

source of the low-side MOSFET when the inductor free-wheeling current becomes negative.

During decreasing output current, the discharge time of the output capacitor gradually becomes longer. When the voltage on the output capacitor is lower than the reference regulating voltage, the next one-shot on-time timer is activated. On the contrary, when the output current increases from light load to heavy load and the inductor current finally reaches continuous conduction, the switching frequency smoothly increases to the preset value. The boundary load condition between continuous conduction and discontinuous conduction mode is shown in [Figure 2](#) and is calculated as follows:

$$I_{LOAD} = \frac{V_{IN} - V_{OUT}}{2 \times L} \times t_{ON}$$

where I_{LOAD} is the output loading current and t_{ON} is the on-time.




Figure 2. Boundary Condition of CCM/DEM

As mentioned above, diode emulation mode naturally features high efficiency under light-load conditions. In DEM operation, assuming that the coil resistance remains constant, a low inductor value has high-efficiency and high output voltage ripple. However, a high inductor value features low efficiency and less output voltage ripple. The drawbacks of using a high inductor value include a larger physical size and a slower load transient response (especially at low input voltage levels).

17.4 EN/EN_VDDQ/VSEL Sink Current

The RT6301A does not permit uncertain voltages on the EN, EN_VDDQ, or VSEL pins, as these may lead to logic or behavioral errors in the device. To prevent these pins from floating, the RT6301A incorporates an internal 0.3μA pull-down current to eliminate any floating voltages.

17.5 VDD1 Current Limit

The current limit circuitry prevents damage to the power switch MOSFET and the backend device. The current limit circuit monitors the current of the path from input to output using a current sensing circuit and controls the pass transistor's gate voltage. When the path current exceeds the current limit, the current limit circuit adjusts the gate voltage to limit the output current.

17.6 VDD2 and VDDQ Valley Current Limit

The RT6301A features a cycle-by-cycle valley current limit for avoiding large output currents and overheating. The device cycle-by-cycle compares the valley current of the inductor with the valley current-limit threshold. The output current is limited to the sum of the valley current and half of the ripple current when the inductor valley current reaches the valley current-limit threshold.

After the device completes the minimum off-time and keeps the low-side MOSFET in the ON state, the inductor valley current level is monitored by measuring the low-side MOSFET voltage between the LX pin and PGND pin

during the ON state of the low-side MOSFET. During the ON state of the low-side MOSFET, the measured low-side MOSFET voltage is proportional to the low-side MOSFET current. To improve the accuracy of the measured current, the temperature compensation circuit is built internally.

To prevent the device from overcurrent, if the measured low-side MOSFET current is higher than the valley current-limit threshold, the device remains the low-side MOSFET in the ON state and the one-shot on-time timer is inhibited until its current linearly decreases lower than the valley current-limit threshold. Once the low-side MOSFET current is below the valley current-limit threshold, the next one-shot on-time timer is permitted to generate. The circuit of the cycle-by-cycle valley current limit works in every switching cycle.

17.7 Output Undervoltage Protection (UVP)

The RT6301A implements output UVP to prevent the end device from low voltage operation. If the valley current of the inductor (V_{DD2}/V_{DDQ}) or the output current (V_{DD1}) is higher than the current-limit threshold during heavy-load conditions, the output voltage tends to drop because the load demand exceeds that the converters (V_{DD2}/V_{DDQ}) or Load switch (V_{DD1}) can support.

When the load demand is exceeds the current capability, the V_{OUT_VDD2} , V_{OUT_VDDQ} , and V_{OUT_VDD1} begin to decrease. If the V_{OUT_VDD2} , V_{OUT_VDDQ} , and V_{OUT_VDD1} voltages drop below 60% of the target voltage and the time length of this state is larger than the time width 20 μ s (typical), the UVP is triggered. Once UVP is triggered, the IC stops switching and shuts down all rails using the discharge function. For the RT6301A, the UVP feature operates in latched mode. If the UVP condition is cleared, users must toggle the EN pin again to power on the device.

17.8 VDD2/VDDQ Output Overvoltage Protection (OVP)

The RT6301A implements output OVP to prevent the end device from over voltage operation. If one of the voltages V_{OUT_VDD2} (V_{DD2}) and V_{OUT_VDDQ} (V_{DDQ}) rises above 125% of the target voltage and the time length of this state is larger than the time width 20 μ s (typical), the OVP is triggered.

Once OVP is triggered, the IC stops switching, enters latched mode, and shuts down all rails using the discharge function. If the OVP event is released, users should re-toggle the EN pin or power recycle VIN supply to re-power the device.

17.9 Over-Temperature Protection (OTP)

The over-temperature protection of RT6301A operates in a non-latched mode. The OTP circuitry prevents the device from overheating due to excessive power dissipation. If the junction temperature of the device exceeds a typical value of 150°C, the OTP is triggered to stop the temperature rising. Once the OTP is triggered, the IC enters a non-latched mode and shuts down all rails using the discharge function. If the junction temperature of the device drops below a typical value of 125°C, the device follows the power-on sequence to restore the output voltage.

17.10 Input Undervoltage-Lockout (UVLO)

The RT6301A provides an Undervoltage-Lockout (UVLO) function that monitors the input voltage. To protect the device from operating at insufficient input voltage, the UVLO function inhibits switching when the input voltage drops below the UVLO falling threshold.

For the RT6301A, the IC resumes switching when the input voltage exceeds the UVLO rising threshold and the EN signal is re-toggled.

17.11 VSEL Logic Control

The VSEL pin of the RT6301A provides a 1-bit VID function to dynamically adjust the target voltage of VDDQ. If the voltage of VSEL is greater than 1.2V, the VDDQ output voltage is 0.52V. If the voltage of VSEL is less than 0.4V, the VDDQ output voltage is 0.32V. For the VSEL control logic, refer to [Table 1](#).

Table 1. VSEL Control Logic

VSEL Logic Status	VDDQ Output Voltage
1	0.52V
0	0.32V

17.12 EN and EN_VDDQ Logic Control

The EN and EN_VDDQ pins integrate enable control and mode selection (S0, S3, and S4/S5) for the RT6301A. If the voltage of EN and EN_VDDQ is greater than 1.2V, all the rails are turned on (S0). If the voltage of EN is greater than 1.2V and the voltage of EN_VDDQ is less than 0.4V, VDD1 and VDD2 are turned on, while VDDQ is turned off (S3). Moreover, regardless of the logic state of EN_VDDQ, if the EN voltage is less than 0.4V, all the rails are turned off (S4/S5 or other). For the EN and EN_VDDQ control logic, refer to [Table 2](#).

Table 2. EN and EN_VDDQ Control Logic

0 = Logic low, 1 = Logic high, ON = Active, OFF = Inactive,					
State	EN	EN_VDDQ	VDD1	VDD2	VDDQ
S0	1	1	ON	ON	ON
S3	1	0	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF
Other	0	1	OFF	OFF	OFF

Note 6. EN: Logic = 1 means $V_{EN} > 1.2V$. Logic = 0 means $V_{EN} < 0.4V$.

EN_VDDQ: Logic = 1 means $V_{EN_VDDQ} > 1.2V$. Logic = 0 means $V_{EN_VDDQ} < 0.4V$.

17.13 Soft-Shutdown and Internal Output Voltage Discharge

When EN or EN_VDDQ is pulled low, the VDDQ ramps down using a soft shutdown function, while the other rails use an output voltage discharge function to discharge their output to GND. Moreover, the output voltage discharge function, which includes VDD1, VDD2, and VDDQ, utilizes an internal MOSFET with resistance of 10Ω (typical). The internal MOSFET is enabled when any of the following events are triggered:

- Input undervoltage-lockout (UVLO)
- Output undervoltage/overvoltage protection (UVP/OVP)
- Over-temperature protection (OTP)

17.14 Power Good (PG)

The PG pin is an open-drain output. An external pull-up resistor to VCC or another external rail is required, and the recommended pull-up resistor ranges from 10kΩ to 100kΩ. Do not pull the PG voltage higher than 6V. To prevent unwanted PG glitches during load transients or dynamic V_{OUT} changes, the RT6301A provides a PG low deglitch time with typical 20μs.

The PG pin is pulled low when any of the following specified events are triggered:

- Input undervoltage-lockout (UVLO)
- Output undervoltage/overvoltage protection (UVP/OVP)
- Over-temperature protection (OTP)
- The EN pin is pulled low
- Soft-start is not completed
- The VOUT pin voltage is lower than the PG falling threshold (PG rising threshold minus PG hysteresis voltage) of the target voltage

17.15 Soft-Start

The RT6301A provides an internal soft-start function to prevent large input inrush currents and output voltage overshoot. If the EN and EN_VDDQ voltages, as well as the input voltage of each power rail, exceed their respective rising thresholds, the soft-start function will be activated. The VOUT starts to track the internal reference voltage ranging from zero to the target.

17.16 Power-On and Power- Off Sequences

The power sequence of the RT6301A can always meet the JEDEC power-on and power-off standard requirements by controlling the EN and EN_VDDQ pins. The detailed power-on and power-off sequences diagrams are shown in [Figure 3](#) and [Figure 4](#).




Figure 3. Power-On Sequence of the RT6301A

V_{CC} & V_{IN_VDD1} & V_{IN_VDD2} & V_{IN_VDD2L} & V_{IN_VDDQ} are valid.




Figure 4. Power-Off Sequence of the RT6301A

18 Application Information

(Note 7)

A general application circuit for the RT6301A is shown in the Typical Application Circuit section. The external component selection is primarily determined by the load requirements. In this section, key external components such as the inductor L, the input capacitor C_{IN}, the output capacitor C_{OUT}, the external V_{CC} capacitor C_{VCC}, and the bootstrap capacitor C_{BOOT} are introduced.

18.1 Inductor Selection

Inductor selection makes trade-offs among size, cost, efficiency, and transient response requirements. Generally, three key inductor parameters are specified for operation with the device: inductance value (L), inductor saturation current (I_{SAT}), and DC resistance (DCR).

A good compromise between size and loss is a 30% peak-to-peak ripple current ΔI_L relative to the I_C rated current. The switching frequency, input voltage, output voltage, and selected inductor ripple current determine the inductor value as follows:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_L}$$

Larger inductance values result in lower output ripple voltage and higher efficiency, but slightly degraded transient response. Lower inductance values allow for a smaller case size, but the larger ripple current increases the AC losses in the inductor. To enhance efficiency, choose a low-loss inductor with the lowest possible DC resistance that fits within the allotted dimensions. The inductor value determines not only the ripple current but also the load current boundary between DEM and CCM.

In applications, the RT6301A may encounter events such as power-on inrush current (due to capacitive load or heavy load) and output overloading. The RT6301A provides valley current-limit protections to prevent the device from damages. Moreover, to make the current-limit protection effective, the saturation current rating of the inductor must be greater than the valley current limit of the RT6301A.

18.2 Input Capacitor Selection

Input capacitance (C_{IN}) is needed to filter the pulsating current at the drain of the high-side MOSFET. The large ripple voltage on the V_{IN} pin must be minimized by C_{IN}. The peak-to-peak voltage ripple on the input capacitor is estimated using the following equation:

$$\Delta V_{CIN} = D \times I_{OUT} \times \frac{1-D}{C_{IN} \times f_{SW}} + I_{OUT} \times R_{ESR}$$

Where R_{ESR} is the equivalent series resistance of C_{IN} and

$$D = \frac{V_{OUT}}{V_{IN} \times \eta}$$

For ceramic capacitors, the equivalent series resistance (ESR) is very low, so the ripple caused by ESR can be ignored. The minimum input capacitance is estimated using the following equation:

$$C_{IN_MIN} = I_{OUT_MAX} \times \frac{D \times (1-D)}{\Delta V_{CIN_MAX} \times f_{SW}}$$

where ΔV_{IN_MAX} = 200mV for typical applications (V_{IN} > 7V)




Figure 5. C_{IN} Ripple Voltage and Ripple Current

In addition, the input capacitor needs to have a very low ESR and must be rated to handle the worst-case RMS input current :

$$I_{RMS} \cong I_{OUT_MAX} \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

It is common to use the worst case $I_{RMS} \cong I_{OUT}/2$ at $V_{IN} = 2V_{OUT}$ for design. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life. Therefore, the de-rating of capacitors is worse in actual applications. Selecting capacitors with higher temperature rating is required to reduce de-rating.

Several capacitors may also be paralleled to meet size, height and thermal requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes.

Ceramic capacitors are ideal for switching regulator applications due to their small size, robustness, and very low ESR. However, care must be taken when these capacitors are used at the input. A ceramic input capacitor combined with trace or cable inductance forms a high-quality factor (under-damped) tank circuit. If the RT6301A circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided by placing the low ESR ceramic input capacitor in parallel with a bulk capacitor with higher ESR to damp the voltage ringing.

The input capacitor should be placed as close as possible to the VIN pin, with a low inductance connection to the PGND of the IC. In addition to a larger bulk capacitor, a small ceramic capacitor of 0.1 μF should be placed close to the VIN pin. The capacitor should be 0402 or 0603 in size.

18.3 Output Capacitor Selection

The selection of C_{OUT} should satisfy the voltage ripple, transient loads, and ensure that control loop is stable. Loop stability can be checked by observing the load transient response. The peak-to-peak output ripple, ΔV_{OUT}, is characterized by two components, ESR ripple ΔV_{P-P_ESR} and capacitive ripple ΔV_{P-P_C}, which are expressed as follows:

$$\Delta V_{OUT} = \Delta V_{P-P_ESR} + \Delta V_{P-P_C}$$

$$\Delta V_{P-P_ESR} = \Delta I_L \times R_{ESR}$$

$$\Delta V_{P-P_C} = \frac{\Delta I_L}{8 \times C_{OUT} \times f_{SW}}$$

where ΔI_L is the peak-to-peak inductor ripple current and R_{ESR} is the equivalent series resistance of C_{OUT}.

The output ripple is highest at the maximum input voltage since ΔI_L increases with the input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.

Regarding transient loads, the V_{SAG} and V_{SOAR} requirements should be taken into consideration for choosing the output capacitance value. The amount of output sag is a function of the maximum duty factor, which is calculated from the on-time and minimum off-time.

$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}}$$

$$D_{MAX} = \frac{t_{ON}}{t_{ON} + t_{OFF_MIN}}$$

The worst-case output sag voltage is determined by:

$$\Delta V_{OUT_SAG} = \frac{L \times I_{L_PEAK}^2}{2 \times C_{OUT} \times (V_{IN} \times D_{MAX} - V_{OUT})}$$

When the load is removed, the amount of overshoot due to stored inductor energy is calculated as:

$$\Delta V_{OUT_SOAR} = \frac{L \times I_{L_PEAK}^2}{2 \times C_{OUT} \times V_{OUT}}$$

Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. Be careful to consider the voltage coefficient of ceramic capacitors when choosing the value and case size. Most ceramic capacitors lose 50% or more of their rated value when used near their rated voltage.

18.4 External Vcc Capacitor

Good bypassing at the VCC pin is necessary to supply the high transient currents required by the MOSFET gate drivers. Place a low ESR MLCC capacitor ($C = 4.7\mu F/0603$) as close as possible to the VCC pin and the AGND pin. Do not connect the VCC pin to provide power to other devices or loads.

18.5 External Bootstrap Capacitor and Resistor (CBOOT and RBOOT)

Connect a $0.1\mu F/0603$ low E04SR ceramic capacitor and a $\leq 10\Omega$ resistor between BOOT pin and the LX pin. This bootstrap capacitor provides the gate driver supply voltage for the high-side MOSFET. The internal gate driver is optimized to turn the high-side MOSFET on quickly enough for low power loss and good efficiency, but also slowly enough to reduce EMI. Most of EMI occurs since V_{LX} rises rapidly when the high-side MOSFET is turned on quickly. In some cases, slightly increasing the RBOOT reduces EMI and the LX pin spike directly, but the switching loss of the high-side MOSFET and die/case temperature are also increased.

18.6 Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is $125^\circ C$. The junction-to-ambient thermal resistance, $\theta_{JA(EVB)}$, is highly package dependent. For a WQFN-19L 3x3 package, the thermal resistance, $\theta_{JA(EVB)}$, is $34.31^\circ C/W$ on a high effective-thermal-conductivity

four-layer test board. The maximum power dissipation at $T_A = 25^\circ\text{C}$ can be calculated as below:

$$P_{D(\text{MAX})} = (125^\circ\text{C} - 25^\circ\text{C}) / (34.31^\circ\text{C}/\text{W}) = 2.91\text{W for a WQFN-19L } 3 \times 3 \text{ package.}$$

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(\text{MAX})}$ and the thermal resistance, $\theta_{JA(\text{EVB})}$. The derating curves in Figure 6 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 6. Derating Curve of Maximum Power Dissipation

18.7 Layout Considerations

Printed circuit board (PCB) layout design for switch-mode power supply ICs is critical and important. Improper PCB layout can cause lots of problems in the power supply, such as poor output voltage regulation, switching jitter, bad thermal performance, excessively radiated noise, and reduced component reliability. To avoid these issues, designers have to understand the current trace and signal flow in the switching power supply. The following are design considerations of PCB layout for switching power supplies:

- For suppressing phase ringing and extra power losses which affect device reliability, the input capacitors must be placed close to the V_{IN} pin to reduce the influence of parasitic inductance.
- For thermal stress and power consumption considerations, the current paths of V_{IN} and V_{OUT} should be as short and wide as possible to decrease the trace impedance.
- Since the LX node voltage swings from V_{IN} to 0V with very fast rising and falling times, switching power supplies suffer quite serious EMI issues. To eliminate EMI problems, the inductor must be placed as close as possible to the IC to narrow the LX node area. Besides, the LX node should be arranged on the same plate to reduce coupling noise paths caused by parasitic capacitance.
- For system stability and coupling noise elimination, sensitive components and signals, such as control signals and feedback loops, should be kept away from the LX node.
- For enhancing noise immunity on the VCC pin, the decoupling capacitor must be connected from VCC to AGND, and the capacitor should be placed close to the IC.
- The feedback signal path from V_{OUT} to the IC should be wide and kept away from high switching paths.
- The trace width and numbers of vias should be designed based on application current. Ensure the switching power supply has great thermal performance and good efficiency.

- To optimize regulation and enhance load transient performance, thereby reducing the number of required output capacitors, it is strongly recommended to place the output capacitors as close as possible to the feedback sensing node that is connected to the IC's feedback pin.
 - The impedance of the VDDQ feedback trace must be less than 150mΩ.
- An example of a PCB layout guide is shown in [Figure 7](#) for reference.





Figure 7. PCB Layout Guide

Note 7. The information provided in this section is for reference only. The customer is solely responsible for the designing, validating, and testing your product incorporating Richtek's product and ensure such product meets applicable standards and any safety, security, or other requirements.

19 Outline Dimension




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010

Tolerance
±0.050 mm

W-Type 19L QFN 3x3 Package (FC)



20 Footprint Information




Package	Number of Pins	Tolerance
V/W/U/XQFN3x3-19(FC)	19	±0.05 mm

21 Packing Information

21.1 Tape and Reel Data









Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Size (A)		Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
			(mm)	(in)				
QFN/DFN 3x3	12	8	180	7	1,500	160	600	12.4/14.4



C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:
- For 12mm carrier tape: 0.5mm max.

Tape Size	W1		P		B		F		ØJ		H
	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.	
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm	

21.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	 <p>Reel 7"</p>	4	 <p>3 reels per inner box Box A</p>
2	 <p>HIC & Desiccant (1 Unit) inside</p>	5	 <p>12 inner boxes per outer box</p>
3	 <p>Caution label is on backside of Al bag</p>	6	 <p>Outer box Carton A</p>

Package	Reel		Box			Carton		
	Size	Units	Item	Reels	Units	Item	Boxes	Unit
QFN & DFN 3x3	7"	1,500	Box A	3	4,500	Carton A	12	54,000
			Box E	1	1,500			

21.3 Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω/cm^2	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com

RT6301A_DS-00 August 2024

22 Datasheet Revision History

Version	Date	Description	Item
00	2024/8/1	Final	