

USB PD Type-C Controller for SMPS


General Description

The RT7207A is a secondary-side USB Power Delivery (USB PD) Type-C controller for high-efficiency off-line AC-DC converters with slim form factor. The RT7207A integrates an MCU as a policy engine to handle USB PD protocol, and also integrates a built-in Biphasic Mark Coding (BMC) transceiver for USB PD or other proprietary protocols. An internal synchronous rectifier controller (SRC) can operate in both continuous-conduction mode (CCM) and discontinuous-conduction mode (DCM) even in the condition of a wide output voltage range of 3.3V to 20V. Dual operational amplifiers with respectively programmable reference voltages are included for voltage-loop and current-loop regulation to provide programmable constant-voltage (CV) and constant-current (CC) regulation in high precision.

Applications

- USB PD Type-C Chargers/Adapters for Smart Phones, NBs, Tablets and All Other Electronics.
- USB PD Extension Cores with Offline AC-DC Converters.

Ordering Information



Note :


Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Features

- **Protocols Supported**
 - ▶ USB PD 2.0
 - ▶ Other Proprietary Protocols
- **Highly Integrated**
 - ▶ Embedded MCU with an OTP-ROM of 32kB and an SRAM of 1.5kB
 - ▶ Embedded BMC Transceiver
 - ▶ Built-in Synchronous Rectifier Driver and Controller
 - ▶ Built-in Charge Pump for a Wide V_{DD} Operation Range of 3.3V to 20V
 - ▶ Built-in Shunt Regulator for Constant-Voltage and Constant-Current Control
 - ▶ Programmable Cable Compensation
 - ▶ BLD Pin for Quick Discharge of Output Capacitor
 - ▶ USBP Pin for Direct Drive of External Blocking P-MOSFET
 - ▶ Power-Saving Mode in Standby Mode
- **Protection**
 - ▶ Adaptive Output Over-Voltage Protection
 - ▶ Adaptive Under-Voltage Protection
 - ▶ Firmware-Programmable Over-Current Protection
 - ▶ Firmware-Programmable Over-Temperature Protection

Pin Configuration




Marking Information

AB=YM
DNNAA
BBX

AB= : Product Code
 YMDNN : Date Code
 AABBX : Firmware Code

Simplified Application Circuit




RT7207A Version Table

Version	RT7207A	RT7207AL
Maximum Output Voltage	20V	12V
SR MOSFET V _{DS} Scaling Factor [R _{VDS2} / (R _{VDS1} + R _{VDS2})]	1/42	1/26
V _{OUT} Scaling Factor [R _{FB2} / (R _{FB1} + R _{FB2})]	1/8	1/5

Functional Pin Description

Pin No.	Pin Name	Type	Pin Function
1	V_TR	AI	Transformer voltage sense node.
2	CS+	AI	Positive input of a current-sense amplifier for output current sensing.
3	CS-	AI	Negative input of a current-sense amplifier for output current sensing.
4	D-	A/D IO	USB D- channel.
5	D+	A/D IO	USB D+ channel.
6	CC_GND	GND	Alternative ground for CC1 and CC2.
7	CC1	A/D IO	Type-C connector Configuration Channel (CC) 1, used to detect a cable plug event and determine the cable orientation.
8	CC2	A/D IO	Type-C connector Configuration Channel (CC) 2, used to detect a cable plug event and determine the cable orientation.
9	RT	A/D I	Remote thermal sensor connection node for over-temperature protection.
10	IFB	AI	Feedback input for the constant-current loop.
11	VFB	AI	Feedback input for the constant-voltage loop.
12	OPTO	AO	Current sink output for optocoupler connection.
13	OVP	AO	Over-voltage fault indication output, used to pull low an optocoupler.
14	USBP	D IO	Control signal of the blocking P-MOSFET.
15, 16	VDD	PWR	Supply input voltage.
17	AGND	GND	Analog ground.
18	V2	PWR	Regulated DC bias to supply for the MCU.
19	V5	PWR	Regulated DC bias to supply for internal circuitry.
20	VCP	AO	Charge pump driver output.
21	V9	PWR	Regulated DC bias to supply for the synchronous rectifier driver.
22	VG	AO	Gate driver output for the SR MOSFET.
23	PGND	GND	Power ground.
24	BLD	D IO	Bleeder connection node to provide another path to discharge the output capacitor.
25	GND	GND	Power ground. The exposed pad must be connected to GND and well soldered to a large PCB copper area for maximum power dissipation.

Functional Block Diagram



Operation

The RT7207A is a highly integrated secondary-side USB PD Type-C controller with various functions and protections for off-line AC-DC converters.

Power Structure

Biased by the VDD pin, the RT7207A has two regulated DC output voltages, V₅ and V₂, to supply the internal circuit and the internal microprocessor (MCU). The bypass capacitors at the V2 and V5 pins are required to improve stability of the internal LDO and to minimize regulated ripple voltages. The RT7207A also integrates a charge pump to generate a boost voltage V₉ from V₅ with VCP pin for capacitor connection so that the V₉ voltage can be nearly 2 times of the V₅ voltage and the VG pin can directly drive the SR MOSFET. Besides, the charge pump allows the controller to operate under low supply voltage condition as long as the output voltage is not below the programmed UVP level.

Constant-Voltage and Constant-Current (CV/CC) Regulators

Two regulators are paralleled and connected to an open-drain output, OPTO pin. The operation of each feedback loop is similar to that of the traditional TL431 shunt regulator except that V_{OPTO} operating range is wider, from 0.3V to 25V, which enables easy design of converters with a wider output range. The OPTO pin will be in high-impedance state, if the VDD voltage is still below a UVLO threshold V_{VDD_ON}, which ensures a smooth power-on sequence. The reference voltages, V_{REF_CV} and V_{REF_CC}, for the voltage and current feedback loops, respectively, are analog output voltages from the embedded DAC, and their digital counterparts are from the MCU. The analog output range of the 9-bit DAC is from 0 to V_{DAC_MAX} (typical 2.7V), which makes output voltage resolution as small as 42mV and 26mV for the RT7207A and RT7207AL, respectively, to achieve high-precision CV regulation.




Figure 1. CV and CC Loops

Current-Sense Amplifier

To minimize power loss of the current sense resistor in the converter, the RT7207A has an amplifier with virtually zero input offset voltage and with a register-programmable voltage gain of 20 or 40. The sensed output current is amplified by the current-sense amplifier, shown as “lo_signal” in Figure 1, which is then sent to the current-loop regulator for constant-current regulation and also sent to the MCU, by way of an ADC for analog-to-digital conversion, to update the output current status for the MCU.

External Temperature Sensing

The RT7207A provides the RT pin, as a register-programmable current source to bias a remote thermal sensor, such as a thermistor (NTC), as shown in Figure 2. If the RT voltage is below an over-temperature protection (OTP) threshold and the condition sustains for a programmed time delay, the OTP will be triggered.




Figure 2. External Temperature Sensing

Interface of D+ and D-

The D+ and D- pins are used for BC1.2 compliance or for communication with other proprietary protocols. The D+ and D- pins, connected to the MCU via an ADC, can be reprogrammed for other purposes since they can be used as an analog/digital input or output, as shown in Figure 3.




Figure 3. Interface of D+ and D-

Interface of CC1 and CC2

The CC1 and CC2 are used for compliance with USB PD Type-C specification. When configured as a Downstream Facing Port (DFP), three current capabilities of 80 μ A, 180 μ A, and 330 μ A, provided by each of the CC pins, will be advertised to an Upstream Facing Port (UFP) as default USB current, 1.5A, and 3.0A, respectively, as shown in Figure 4.




Figure 4. Interface of CC1 and CC2

Open-Drain Drivers for BLD, USBP and OVP Pins

The BLD, USBP and OVP pins with their specific functions are driven by open-drain drivers, as shown in Figure 5 and explained below.

The BLD pin is used as a bleeder to help discharge the output capacitor to V_{safe5V} upon the detachment of a connected device, or to a lower desired output voltage level upon a UFP request, such as from 20V to 12V. A resistor is connected between V_{OUT} and the BLD pin and a power resistor can be used for better power dissipation capability.

The USBP pin provides an active-low enable control for an external blocking P-MOSFET for V_{BUS} isolation, as shown in Typical Application Circuit. If no UFP is attached or any fault condition, such as over-voltage, under-voltage, over-temperature, or short-circuit, occurs, the USBP pin will be pulled high to disable the P-MOSFET for V_{BUS} isolation.

The OVP pin is pulled low when output over-voltage condition (register-programmable : 120%, 125%, 130%) occurs. By way of an optocoupler, it can shut down the primary-side controller (for example, RT7786).




Figure 5. Interface of the BLD, USBP and OVP Pins

SR Control

To improve the AC-DC converters efficiency, the RT7207A includes a SR controller, which has proprietary auto-tracking function to minimize dead time between the conduction intervals of the SR MOSFET and the main switch MOSFET, while it can still ensure safe operation in both DCM and CCM conditions and even in a wide output range. To prevent the on-time overlap of the main switch MOSFET and the SR MOSFET, the SR controller will be temporarily turned off under conditions of load transition, output voltage transition, output short circuit, or low output or input voltages with programmable thresholds. At light load or no load condition, the SR controller will also be disabled to reduce power consumption.

Absolute Maximum Ratings (Note 1)

- VDD, OPTO, BLD, OVP, USBP to GND ----- -0.3V to 25V
- CC1, CC2 to GND ----- -0.3V to 22V
- V9, VG to GND ----- -0.3V to 12V
- V5, VCP, VFB, IFB, V_TR, RT, D+, D-, CS+, CS- to GND ----- -0.3V to 6.5V
- V2 to GND ----- -0.3V to 2.5V
- Power Dissipation, P_D @ T_A = 25°C
 - WQFN-24L 4x4 ----- 3.57W
- Package Thermal Resistance (Note 2)
 - WQFN-24L 4x4, θ_{JA} ----- 28°C/W
 - WQFN-24L 4x4, θ_{JC} ----- 7.1°C/W
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Junction Temperature ----- 150°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility (Note 3)
 - HBM (Human Body Model) ----- 2kV

Recommended Operating Conditions (Note 4)

- Supply Input Voltage, VDD ----- 3.3V to 22V
- Junction Temperature ----- -40°C to 125°C
- Ambient Temperature Range ----- -40°C to 85°C

Electrical Characteristics

(T_A = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
VDD Section						
VDD Turn-On Threshold Voltage	V _{VDD_ON}		3.25	3.35	3.45	V
VDD Turn-Off Threshold Voltage	V _{VDD_OFF}		3.05	3.15	3.25	V
VDD Start-Up Current	I _{DD_START}	V _{DD} = 5V	--	100	200	μA
VDD Operating Current	I _{DD_OP}	SR driver is disabled	--	10	--	mA
VDD Sleep-Mode Current	I _{DD_SLEEP}	In sleep mode	--	750	--	μA
VDD Over-Voltage Protection Threshold Voltage	V _{VDD_OVP}		23	24	25	V
VDD Over-Voltage Protection Deglitch Time	t _{D_VDDOVP}		--	50	--	μs
MCU Operating Frequency	f _{OSC_MCU}	V _{DD} = 5V	20.5	21.6	22.7	MHz
Internal Bias						
V5	V _{BIAS_V5}	6V < V _{DD} < 25V	4.75	5	5.25	V
Load Regulation		1mA < I _{BIAS_V5} < 30mA	--	--	150	mV
V5 Output Short-Circuit Current	I _{V5_SC}		60	90	120	mA

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
V2	V _{BIAS_V2}	3.3V < V _{DD} < 25V	1.71	1.8	1.89	V	
Load Regulation		1mA < I _{BIAS_V2} < 20mA	--	--	20	mV	
V2 Output Short-Circuit Current	I _{v2_sc}		30	50	70	mA	
Regulators Section							
Maximum DAC Output Voltage for CC and CV Regulators	V _{DAC_MAX}	9-bit D/A conversion	2.67	2.7	2.73	V	
Ratio of Change in Reference Input Voltage to Change in OPTO Voltage	$\frac{\Delta V_{REF}}{\Delta V_{OPTO}}$	$\Delta V_{OPTO} = 25V$ to V _{REF} (Note 5)	--	-1.2	-2.4	mV/V	
Reference Input Current	I _{REF}	(Note 5)	--	0.1	--	μA	
Off-State OPTO Current	I _{OPTO_OFF}	OPTO pin is open-circuited	--	230	500	nA	
Dynamic Impedance	Z _{OPTO}	V _{OPTO} = V _{REF} , I _{OPTO} = 1mA, f < 1kHz (Note 5)	--	0.22	0.5	Ω	
OPTO Turn-On Impedance	R _{ON_OPTO}	I _{OPTO_SINK} = 10mA (Note 5)	--	--	150	Ω	
Maximum OPTO Sinking Current	I _{OPTO_MAX}		2	--	20	mA	
Current-Sense Amplifier							
Register-Programmable Current-Sense Voltage Gain			0	--	20	--	V/V
			1	--	40	--	
Unit Gain Bandwidth		(Note 5)	1000	--	--	kHz	
Output Current		(Note 5)	--	0.1	--	mA	
Charge Pump Section							
Charge Pump Operating Frequency	f _{CP}		150	170	190	kHz	
Rise Time	t _{R_CP}	C _L = 6nF, V ₅ = 5V, from 20% to 80%	70	140	210	ns	
Fall Time	t _{F_CP}	C _L = 6nF, V ₅ = 5V, from 80% to 20%	60	110	160	ns	
Charge Pump Driver Impedance	R _{OUT_CP}	(Note 5)	--	--	10	Ω	
SR Driver Turn-On Threshold	V _{V9_SRON}		4.9	5.1	5.3	V	
SR Driver Turn-Off Threshold	V _{V9_SROFF}		4.3	4.5	4.7	V	
Debounce Time	t _{D_V9}	(Note 5)	--	50	--	μs	
V9 Turn-On Threshold Voltage	V _{V9_ON}		3.1	3.3	3.5	V	
V9 Turn-Off Threshold Voltage	V _{V9_OFF}		2.9	3.1	3.3	V	
RT Section							
Open-Loop Voltage	V _{RT_OP}	V _{DD} = 5V	3.2	3.6	4	V	
Register-Programmable Internal Bias Current	I _{BIAS_RT}		00	90	100	110	μA
			01	18	20	22	
			10	3.6	4	4.4	

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
OVP Pin Section							
Maximum OVP Sinking Current	I _{OVP_MAX}		2	--	20	mA	
Pull-Low Impedance	R _{L_OVP}	(Note 5)	--	--	150	Ω	
Register-Programmable Over-Voltage Protection Threshold	V _{VOUT_OVP}	With respect to V _{REF_CV}	00	114	120	126	%
			01	118.75	125	131.25	
			10	123.5	130	136.5	
Debounce Time	t _{D_VOUTOVP}	OVP pin is latched till VDD is below V _{VDD_OFF}	--	50	--	μs	
BLD Section							
Maximum BLD Sinking Current	I _{BLD_MAX}	In 300ms	0.5	--	0.6	A	
Pull-Low Impedance	R _{L_BLD}	(Note 5)	--	10	15	Ω	
D+, D- Section							
Pull-High/-Low Resistance	R _{H_DPDM} , R _{L_DPDM}		15	20	25	kΩ	
Register-Programmable Output High Voltage	V _{OH_4.2V}	V _{DD} = 5V, R _{LOAD} = 15kΩ	11	3.78	4.2	4.62	V
	V _{OH_3.0V}		01	2.7	3	3.3	
	V _{OH_1.8V}		10	1.62	1.8	1.98	
Output Low Voltage	V _{OL_4.2V}	R _{LOAD} = 15kΩ					V
	V _{OL_3.0V}		--	--	0.2		
	V _{OL_1.8V}						
Register-Programmable Input High Trip Voltage	V _{IH_DPDM}		00	0.7	0.8	0.9	V
			01	0.8	0.9	1	
			10	0.9	1	1.1	
			11	1	1.1	1.2	
Register-Programmable Input Low Trip Voltage	V _{IL_DPDM}		00	0.4	0.5	0.6	V
			01	0.5	0.6	0.7	
			10	0.6	0.7	0.8	
			11	0.7	0.8	0.9	
DPDM Switch On-Resistance	R _{ON_DPDM}		--	--	40	Ω	
CC1, CC2 Section							
Output High Voltage	V _{OH_CC}		1.05	1.125	1.2	V	
Output Low Voltage	V _{OL_CC}		0	0.0375	0.075	V	
Register-Programmable Input High Trip Voltage	V _{IH_CC}		00	0.7	0.8	0.9	V
			01	0.6	0.7	0.8	
			10	0.5	0.6	0.7	
			11	0.4	0.5	0.6	

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
Register-Programmable Input Low Trip Voltage	V _{IL_CC}		00	0.4	0.5	0.6	V
			01	0.3	0.4	0.5	
			10	0.2	0.3	0.4	
			11	0.1	0.2	0.3	
Rise Time/Fall Time	t _{R_CC} , t _{F_CC}	C _{LOAD} = 600pF	300	--	--	ns	
Register-Programmable Sourcing Current	I _{CC_SRC}		01	72	80	88	μA
			10	166	180	194	
			11	304	330	356	
USBP Section							
Maximum USBP Sinking Current	I _{USBP_MAX}		2	--	20	mA	
Pull-Low Impedance	R _{L_USB} P	(Note 5)	--	--	150	Ω	
SR Driver Section							
Rise Time	t _{R_VG}	C _L = 6nF, V _g = 9V, from 20% to 80%	--	75	125	ns	
Fall Time	t _{F_VG}	C _L = 6nF, V _g = 9V, from 80% to 20%	--	35	85	ns	
OTP-Programmable Turn-On Delay	t _{DELAY}	Delay and debounce time of V _{TR} falling t _{DELAY} = t _{V_TR_FALLING} + t _p	00	180	280	380	ns
			01	130	230	330	
			10	80	180	280	
			11	30	130	230	
Propagation Delay	t _p		--	100	--	ns	
Internal Pull-Low Resistor		(Note 5)	--	20	--	kΩ	
V_{TR} Section							
OTP-Programmable V _{TR} Under Voltage Threshold	V _{TH_VTR_UV}	If V _{V_TR_SH} - (V _{OUT} x K _{VDS_SR}) > V _{TH_VTR_UV} , SR driver is active	000	0.35	0.45	0.55	V
			001	0.3	0.4	0.5	
			010	0.25	0.35	0.45	
			011	0.2	0.3	0.4	
			100	0.15	0.25	0.35	
			101	0.1	0.2	0.3	
			110	0.05	0.15	0.25	
			111	0	0.1	0.2	
V _{TR} Falling Edge Threshold Voltage	V _{TH_VTR_F}	SR turn-on trip point	0.025	0.125	0.2	V	
Register-Programmable Dead Time Comparator Threshold	V _{TH_VTR_DT}		0	--	0.1	--	V
			1	--	0.05	--	

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
Dead Time Comparator Delay		(Note 5)	--	--	40	ns	
V _{TR} Over-Voltage Threshold	V _{TH_VTR_OV}		3.8	4	4.2	V	
SR Control Section							
SR MOSFET V _{DS} Scaling Factor	K _{VDS_SR}	R _{VDS2} / (R _{VDS1} + R _{VDS2}) (For RT7207A) (Note 5)	--	1/42	--	--	
		R _{VDS2} / (R _{VDS1} + R _{VDS2}) (For RT7207AL) (Note 5)	--	1/26	--	--	
V _{TR} Internal Resistance	R _{VDS2}		4.56	4.8	5.04	kΩ	
Maximum Ratio of VG On-Time	K _{SRON_MAX}	If t _{SR_ON} [n] > t _{SR_ON} [n-1] x K _{SRON_MAX} , t _{SR_ON} [n] will be limited to t _{SR_ON} [n-1] x K _{SRON_MAX} and stop automatic tracking counter (Note 5)	--	1.06	--	--	
OTP-Programmable V _{TR} Pulse Width Expansion/Shrink Limit	t _{PWLMT_VTR}	If t _{V_TR} [n] > t _{V_TR} [n-1] + t _{PWLMT_VTR} or t _{V_TR} [n] < t _{V_TR} [n-1] - t _{PWLMT_VTR} , reset automatic tracking counter (Note 5)	00	--	0.3	--	μs
			01	--	0.5	--	
			10	--	0.7	--	
			11	--	0.9	--	
Register-Programmable Minimum Period	t _{PERIOD_MIN}	Interval limit from V _{TR} rising edge to VG falling edge The clock period is based on f _{OSC_MCU} and can be set by the 12-bit register (Note 5)	--	190	--	μs	
Register-Programmable SR Gate Inhibit Time	t _{INHIBIT_SR}	Interval limit from VG rising edge to next VG rising edge The clock period is based on f _{OSC_MCU} and can be set by the 9-bit register (Note 5)	--	24	--	μs	
PLL Function Section							
Register-Programmable PLL Dead Time	t _{DEAD_PLL}	If VG falling edge to V _{TH_VTR_DT} interval < t _{DEAD_PLL} , VG will be skipped two cycles and reset automatic tracking counter (Note 5)	00	--	2100	--	ns
			01	--	1600	--	
			10	--	1100	--	
			11	--	600	--	
Fault PLL Ratio	K _{FAULT_PLL}	If t _{PWM} [n] > K _{FAULT_PLL} x t _{PWM} [n-1], reset automatic tracking counter (Note 5)	--	1.5	--	--	

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
Automatic Tracking Section							
Register-Programmable Auto-Tracking Dead Time	t _{DEAD_TRACK}	VG falling edge to V _{TH_VTR_DT} interval (Note 5)	00	--	2500	--	ns
			01	--	2000	--	
			10	--	1500	--	
			11	--	1000	--	
Maximum Step Time for Tracking Up/Down		With respect to V _{REF_CV} (Note 5)	--	1	--	%	

Note 1. Stresses beyond those listed “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.


Note 2. θ_{JA} is measured under natural convection (still air) at $T_A = 25^\circ\text{C}$ with the component mounted on a high effective-thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. θ_{JC} is measured at the exposed pad of the package.

Note 3. Devices are ESD sensitive. Handling precaution is recommended.

Note 4. The device is not guaranteed to function outside its operating conditions.


Note 5. Guaranteed by design.

Typical Application Circuit




Typical Operating Characteristics


V_{VDD_ON} vs. Temperature




V_{VDD_OFF} vs. Temperature




I_{DD_OP} vs. Temperature




I_{DD_SLEEP} vs. Temperature




V_{VDD_OVP} vs. Temperature




f_{osc_MCU} vs. Temperature




V_{BIAS_V5} vs. Temperature




V_{BIAS_V2} vs. Temperature




V_{DAC_MAX} vs. Temperature




I_{OPTO_OFF} vs. Temperature









I_{OPTO_MAX} vs. Temperature




CS Gain vs. Temperature







I_{OVP_MAX} vs. Temperature




V_{VOUT_OVP} vs. Temperature




I_{BLD_MAX} vs. Temperature




R_{H_DPDM} & R_{L_DPDM} vs. Temperature




V_{OH_DPDM} vs. Temperature




V_{OL_DPDM} vs. Temperature




V_{IH_DPDM} vs. Temperature




V_{IL_DPDM} vs. Temperature




R_{ON_DPDM} vs. Temperature




V_{OH_CC} vs. Temperature




V_{OL_CC} vs. Temperature




V_{IH_CC} vs. Temperature




V_{IL_CC} vs. Temperature




t_{R_CC} & t_{F_CC} vs. Temperature




I_{CC_SRC} vs. Temperature




I_{USBP_MAX} vs. Temperature




t_{R_VG} vs. Temperature




t_{F_VG} vs. Temperature




t_{DELAY} vs. Temperature




V_{TH_VTR_UV} vs. Temperature




V_{TH_VTR_F} vs. Temperature




V_{TH_VTR_DT} vs. Temperature



V_{TH_VTR_OV} vs. Temperature



R_{VDS2} vs. Temperature



Application Information

Constant-Voltage (CV) Loop

As shown in Figure 6, the RT7207A incorporates 2 error amplifiers (EA) inside to regulate the output voltage and current, respectively. The output voltage is determined as :

$$V_{OUT} = \left(1 + \frac{R_{FB1}}{R_{FB2}} \right) \times V_{REF_CV}$$

For the RT7207A : The ratio of R_{FB1} / R_{FB2} is set as 7, and it is recommended to use 91k Ω and 13k Ω for minimizing power loss in the resistor divider.

For the RT7207AL : The ratio of R_{FB1} / R_{FB2} is set as 4, and it is recommended to use 30k Ω and 7.5k Ω for better resolution of CV regulation.

Therefore, the V_{OUT} is determined by V_{REF_CV} , the analog output from the DAC, and its digital counterpart, which is controlled by the MCU, as shown in Functional Block Diagram.

Constant-Current (CC) Loop and Current-Sense Amplifier

The RT7207A integrates a virtually-zero input-offset-voltage current-sense amplifier with differential-mode inputs to minimize noise interference. The voltage gain of 20 or 40 can be set by the internal register. The amplified output current sense signal, sent to an ADC for A/D conversion, is monitored and processed by the MCU, and is also sent to the CC loop. The reference voltage of the CC loop is determined by V_{REF_CC} (from the DAC), which is programmed by chargers' requirements. Both the constant-voltage and constant-current compensation loops are connected together at the OPTO pin. The OPTO driver sinks current through an optocoupler and an external resistor R_D from output voltage, and the optocoupler isolates the secondary side from the primary side and also provide the feedback compensation signal for the primary side. Note that for better linearity of the loop compensation range, R_D should be designed to cover for operation at the minimum output voltage.

$$\frac{(V_{OUT_MIN} - V_F - 0.3V)}{R_D} \times CTR \geq I_{COMP_MAX}$$

CTR : Current transfer ratio of the optocoupler

V_F : Forward voltage of the optocoupler

0.3V : The minimum OPTO voltage for the OPTO driver to sink 2mA.

I_{COMP_MAX} : The maximum COMP sourcing current of a traditional PWM controller in the primary side. It is a current sourced from an internal bias through a built-in pull-high resistor connected the COMP pin in the PWM controller.




Figure 6. CC and CV Loops and Current-Sense Amplifier

Power-Up Sequence

Figure 7 shows the timing diagram for the power-up sequence. When start-up, the default output is set at 5V. Once a Type-C cable is attached, the UFP will deliver voltage and current settings to the RT7207A for the MCU to decode and to program reference voltages, V_{REF_CV} and V_{REF_CC} , for the CV and CC loops, which are the analog outputs converted by the DAC. If the Type-C cable is detached, or the output current is lower than the power-saving mode threshold, which is typically programmed as 200mA, the RT7207A will enter power-saving mode, under which the RT7207A operates at ultra-low operating current and thus the total input power can be saved. If the output current increases and exceeds the power-saving mode threshold, or any input/output signal is toggled, the RT7207A will exit power-saving mode.




Figure 7. The Waveforms of the Bias Voltages during Start-Up

Internal Biases and Charge Pump

The RT7207A provides three regulated bias voltages, V₅, V₂, and V₉. The V₅ bias voltage is the output of a linear regulator powered by V_{DD}, and supplies the internal analog circuit and the charge pump driver. The V₂ bias voltage is the output of a linear regulator powered by V₅, and supplies the MCU. As shown in Figure 8, the RT7207A also integrates a charge pump circuit to generate V₉ to supply for the SR driver when V_{DD} is at lower levels, such as 3.3V to 5V. If the RT7207A enters power-saving mode, the charge pump driver will be disabled.

The minimum source/sink capability of charge pump driver is around 10mA at 170kHz of charge pump operating frequency f_{CP}. Bypass capacitor on the V₅, V₂ and V₉ pins are required to minimize output ripples of the biases.

$$V_9 = V_5 \times 2 - V_{F_DCP1} - V_{F_DCP2} - I_{V9} \times R_{OUT_CP}$$

When output voltage is set at lower levels (<5V), V₅ will be lower, following V_{DD} by a voltage drop of a dropout voltage of the LDO. For higher V₉, a lower forward voltage for the Schottky diodes, D_{CP1} and D_{CP2}, is required.

The RT7207A provides V₅ short-circuit protection against the condition that the V₅, V₂, or V_{CP} pin is shorted to GND, and also provides under-voltage protection for V₉. If the V₉ voltage is below V_{V9_SRON} (typical 4.5V), the SR driver will be turned off, that is, V_G will be inactivated.




Figure 8. Charge Pump Circuit


Output Voltage Rises and Falls

When the protocol is detected, the reference voltage V_{REF_CV} can be set by the request of the UFP. Both the rise time and fall time of output voltages should be less than 275ms in accordance with the USB PD Specification, as shown in Figure 9.

During the time of V_{OUT} falling, as shown in Figure 10, the BLD driver will be turned on as a dummy load to provide an extra discharging path for the output capacitor so that V_{OUT} can be settled in a shorter duration. The designed R_{DUMMY} is as :

$$C_{OUT} \times (R_{DUMMY} + R_{L_BLD}) \times 2 < 275ms$$

During the time of V_{OUT} rising or falling, the SR driver will be turned off. After a firmware programmable delay time 300ms, the RT7207A will sense the load condition and may reactivate the SR driver.



(a)




Figure 9. (a) V_{OUT} Rises. (b) V_{OUT} Falls.




Figure 10. Application Circuit of an Active Dummy Load

Temperature Sensing and Thermal Protection

The RT7207A provides the RT pin for over-temperature protection or thermal monitoring. As shown in Figure 2, the RT pin sources a constant bias current for a remote thermal sensor of an NTC thermistor, connected from the RT pin to GND, for temperature sensing. If the RT voltage is below a programmable threshold voltage and the condition sustains for a programmable deglitch time, over-temperature protection will be triggered.

The bias current through the RT pin can be programmed as 100µA, 20µA, or 4µA by setting the internal register. With the appropriate bias current setting, linearity of temperature sensing over the temperature range of 25°C

to 100°C can be improved. The RT7207A can deliver the sensed RT voltage data back to the UFP via the protocol (Vendor Defined Message), if necessary. Figure 11 shows the RT voltages vary with temperature at three different bias currents with an NTC thermistor TTC104 as an example.




Figure 11. The RT Voltages vs. Temperature at Three Bias Currents

USBP Control

The RT7207A provides an open-drain driver for controlling an external blocking P-MOSFET. Once the communication is set up with an UFP, or a 5.1kΩ resistor at the CC1/CC2 pin of a Type-C connector of the UFP is detected, the P-MOSFET will be turned on. If V_{OUT} over-voltage condition occurs, the blocking P-MOSFET will be turned off to prevent the UFP from being damaged by the V_{OUT} over-voltage condition. If V_{OUT} is shorted to GND, the P-MOSFET will also be turned off automatically so that output power can be limited.

Output Over-Voltage Protection

As shown in the Figure 12, the RT7207A provides the OVP pin as a backup V_{OUT} over-voltage protection, in case the optocoupler of the feedback loop is malfunction due to aging. If the internal voltage related to V_{DD} is higher by the programmable threshold V_{VOUT_OVP} , the OVP pin will be pulled low. The OVP pin voltage will be latched low until the V_{DD} voltage drops below the V_{DD} turn-off threshold V_{VDD_OFF} , as shown in Figure 13.




Figure 12. OVP Pin Block Diagram




Figure 13. Timing Sequence of the OVP Pin Function

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a WQFN-24L 4x4 package, the thermal resistance, θ_{JA} , is 28°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at $T_A = 25^\circ\text{C}$ can be calculated as below :

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (28^\circ\text{C/W}) = 3.57\text{W for a WQFN-24L 4x4 package.}$$

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA} . The derating curves in Figure 14 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.





Figure 14. Derating Curve of Maximum Power Dissipation

Outline Dimension



DETAIL A
Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min	Max	Min	Max	
A	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.180	0.300	0.007	0.012	
D	3.950	4.050	0.156	0.159	
D2	Option 1	2.400	2.500	0.094	0.098
	Option 2	2.650	2.750	0.104	0.108
E	3.950	4.050	0.156	0.159	
E2	Option 1	2.400	2.500	0.094	0.098
	Option 2	2.650	2.750	0.104	0.108
e	0.500		0.020		
L	0.350	0.450	0.014	0.018	

W-Type 24L QFN 4x4 Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.