

Synchronous Rectifier Controller with Zero Voltage Switching for Wide Output Voltage Operating Range

1 General Description


The RT7220D is a Synchronous Rectifier (SR) controller for Flyback converters operating in Continuous Conduction Mode (CCM), Discontinuous Conduction Mode (DCM) and Quasi-Resonant (QR) mode. The RT7220D will sense the drain voltage of MOSFET to determine SR gate on/off so as to minimize turn-off dead-time and enhance efficiency.

The RT7220D supports the wide output voltage range from 3V to 21V, and a HV LDO is especially built-in for the MOSFET gate driver at low output voltage. When it works with the primary-side controller RT7757, the Zero-Voltage-Switching (ZVS) control can be enabled to optimize the efficiency at high line.

Furthermore, the RT7220D provides a green mode operation in light load condition, which reduces operation current to be under $250\mu A$.

The recommended junction temperature range is -40° C to 125°C, and the ambient temperature range is -40° C to 105°C.

2 Ordering Information



Note 1.

Richtek products are Richtek Green Policy compliant and marked with ⁽¹⁾ indicates compatible with the current requirements of IPC/JEDEC J-STD-020.

3 Features

- Suitable for Flyback Converter in CCM, DCM, and Quasi-Resonant (QR) Mode
- Suitable for 3V to 21V Vout Range
- ZVS Function to Optimize Efficiency (Work with the Primary-Side Controller RT7757)
- <1.65mA Operating Current in ZVS Mode
- <250μA Operating Current in Green Mode
- Built-In HV LDO to Supply SR Driver when Vout is Lower than 5V
- Automatic Dead-Time Tracking Control to Optimize Efficiency
- Protection
 - SR Gate Driver with 6V Clamp
 - SR Gate Initial Pull-Low before Start-Up
 - SR Minimum Off-Time
 - Fast Turn-Off (<50ns) Gate Driver

4 Applications

- USB PD Power Converters
- Fast-Charger Power Adapters
- General Purpose High-Efficiency and/or Compact-Size Flyback Power Converters

DS7220D-02 July 2024



5 Marking Information





XD=: Product Code YMDAN: Date Code

RT7220DN-LPA



XE=: Product Code YMDAN: Date Code


RT7220DN-LMA



XF=: Product Code YMDAN: Date Code

6 Simplified Application Circuit

6.1 Simplified Circuit for Low-Side Application



www.richtek.com



Simplified Circuit for High-Side Application 6.2






Table of Contents

General Description	1		16.3 Gate Driver	24
Ordering Information	1		16.4 Source Voltage Sense	24
Features	1		16.5 ZVS Function	24
Applications	1	17	Application Information	25
Marking Information	2		17.1 Power Selection	25
Simplified Application Circuit	2		17.2 VG Turn-Off	25
6.1 Simplified Circuit for Low-Side Application	on 2		17.3 VG Minimum On-Time	26
6.2 Simplified Circuit for High-Side Applicati	on 3		17.4 VG Minimum Off-Time	26
RT7220D Version Table	5		17.5 Green Mode Operation	27
Pin Configuration	6		17.6 Output Voltage Sense for	
Functional Pin Description	6		High-Side Application	28
Functional Block Diagram	7		17.7 VD Undervoltage Protection	28
Absolute Maximum Ratings	8		17.8 Frequency Control Method	29
Recommended Operating Conditions	8		17.9 ZVS Operation	29
Electrical Characteristics	9		17.10 Design Considerations and	
Typical Application Circuit	14		PCB Layout Guide	30
14.1 Typical Application Circuit for			17.11 Thermal Considerations	30
Low-Side Application	14	18	Outline Dimension	32
14.2 Typical Application Circuit for		19	Footprint Information	33
High-Side Application	15	20	Packing Information	34
Typical Operating Characteristics	16		20.1 Tape and Reel Data	34
Operation	24		20.2 Tape and Reel Packing	35
16.1 Power Structure	24		20.3 Packing Material Anti-ESD Property	36
16.2 Drain Voltage Sense	24	21	Datasheet Revision History	37
	Ordering Information Features Applications Marking Information. Simplified Application Circuit 6.1 Simplified Circuit for Low-Side Application 6.2 Simplified Circuit for High-Side Application RT7220D Version Table Pin Configuration Functional Pin Description Functional Block Diagram Absolute Maximum Ratings Recommended Operating Conditions Electrical Characteristics Typical Application Circuit 14.1 Typical Application Circuit for Low-Side Application 14.2 Typical Application Circuit for High-Side Application Typical Operating Characteristics Operation 16.1 Power Structure	6.2 Simplified Circuit for High-Side Application	Ordering Information 1 Features 1 Applications 1 Marking Information 2 Simplified Application Circuit 2 6.1 Simplified Circuit for Low-Side Application 2 6.2 Simplified Circuit for High-Side Application 3 RT7220D Version Table 5 Pin Configuration 6 Functional Pin Description 6 Functional Block Diagram 7 Absolute Maximum Ratings 8 Recommended Operating Conditions 8 Electrical Characteristics 9 Typical Application Circuit 14 14.1 Typical Application Circuit for 14 Low-Side Application Circuit for 19 High-Side Application 15 Typical Operating Characteristics 16 Operation 24 16.1 Power Structure 24	Ordering Information116.4Source Voltage SenseFeatures116.5ZVS FunctionApplications117Application InformationMarking Information217.1Power SelectionSimplified Application Circuit217.2VG Turn-Off6.1Simplified Circuit for Low-Side Application217.2VG Minimum On-Time6.2Simplified Circuit for High-Side Application317.4VG Minimum Off-Time6.2Simplified Circuit for High-Side Application517.5Green Mode OperationPin Configuration617.6Output Voltage Sense forFunctional Pin Description617.6Output Voltage Sense forFunctional Block Diagram717.7VD Undervoltage ProtectionAbsolute Maximum Ratings817.8Frequency Control MethodRecommended Operating Conditions817.9ZVS Operation817.9ZVS Operation17.10Design Considerations andPipical Application Circuit for17.11Thermal ConsiderationsLow-Side Application1418Outline Dimension14.2Typical Application Circuit for18Outline DimensionHigh-Side Application1520Packing InformationTypical Operating Characteristics1620.1Tape and Reel DataOperation2420.2Tape and Reel Packing16.1Power Structure2420.2Tape and Reel Packing



7 RT7220D Version Table

Version	RT7220DN-HQA (RT7220DHQGQW)	RT7220DN-LPA (RT7220DLPGQW)	RT7220DN-LMA
High/Low-Side Application	High-Side	Low-Side	Low-Side
VD Voltage Supported	180V	180V	180V
Output Voltage Supported	3V to 21V	3V to 21V	3V to 21V
Maximum Operation Frequency	160kHz	160kHz	160kHz
HV LDO	180V/65mA	180V/65mA	180V/65mA
ZVS Function	Enable	Enable	Enable
Vout Range of Maximum Power Supported	18V to 21V	9V to 21V	18V to 21V
Frequency Jitter Range of ZVS Mode	±12%	±12%	±12%
Internal Rzvs (When the RZVS pin is short-circuited)	360kΩ	360kΩ	480kΩ
DET Pin Connection	300k $Ω$ to System GND	Short to IC GND	Short to IC GND
Cooperated Primary-Side Controller (Note 2)	RT7757D-GEQA (RT7757GEQ)	RT7757D-GEPA (RT7757GEP)	RT7757D-AEMA


Note 2. The last two characters in the part numbers of both the RT7220D and the RT7757 must be the same. Otherwise, the ZVS function will not operate normally. (For example, RT7757D-AE"MA" \leftrightarrow RT7220DN-L"MA").

DS7220D-02 July 2024



8 Pin Configuration

(TOP VIEW)




WQFN-16L 3x3

9 Functional Pin Description

Pin No.	Pin Name	Pin Function
1, 3, 9, 11, 14, 16	NC	No internal connection.
2, 13, 17 (Exposed Pad)	GND	Ground. The exposed pad must be connected to GND and well soldered to a large PCB copper area for maximum power dissipation.
4	VDD	Supply voltage.
5	VG	Gate driver output for the SR MOSFET.
6	PGND	Ground of gate driver.
7	VS	Source voltage sensing node for the SR MOSFET.
8	RZVS	ZVS on-time setting.
10	DET	Output voltage detection for high-side SR MOSFET.
12	VBIAS	Regulated DC bias.
15	VD	Drain voltage sense node for the SR MOSFET.



10 Functional Block Diagram



DS7220D-02 July 2024



11 Absolute Maximum Ratings

(Note 3)

• VD to GND	1V (pulse width 500ns) to 180V
• VDD to GND	0.3V to 40V
VBIAS to GND	0.3V to 6.5V
• VG to GND	
RZVS to GND	0.3V to 6.5V
DET to GND	–1V to 6.5V
• Power Dissipation, PD @ TA = 25°C	
WQFN-16L 3x3	2.35W
 Package Thermal Resistance (<u>Note 4</u>) 	
WQFN-16L 3x3, θJA	42.5°C/W
WQFN-16L 3x3, θJC	7.5°C/W
Junction Temperature	150°C
Lead Temperature (Soldering, 10sec.)	260°C
Storage Temperature Range	–65°C to 150°C

- Note 3. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 4. θJA is measured under natural convection (still air) at TA = 25°C with the component mounted on a low effective-thermalconductivity two-layer test board on a JEDEC thermal measurement standard. θ_{JC} is measured at the bottom of the
- Note 5. Devices are ESD sensitive. Handling precautions are recommended.

12 Recommended Operating Conditions

(Note 5)

(Note 6)

ESD Susceptibility

- Supply Input Voltage, VDD------3V to 36V

HBM (Human Body Model) -----2kV

Note 6. The device is not guaranteed to function outside its operating conditions.



13 Electrical Characteristics

 $(T_A = 25$ °C, unless otherwise specified.)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
VDD Section					I.	
VDD Turn-On Threshold Voltage	VVDD_ON		3.1	3.25	3.4	V
VDD Turn-Off Threshold Voltage	VVDD_OFF		2.6	2.75	2.9	>
Hysteresis Voltage for VDD Turn-On/VDD Turn-Off Threshold	VVDD_HYST		0.4	0.5	0.6	٧
VDD Start-Up Current	IDD_START	VDD = VVDD_ON - 1V			150	μΑ
VDD Operating Current	IDD_OP	V _{DD} = 5V, the VG pin is open, only enable SR function.	1	1.2	1.5	mA
VDD Operating Current	IDD_OP_ZVS	V _{DD} = 5V, the VG pin is open, enable SR and ZVS function.		1.35	1.65	mA
VDD Green-Mode Current	IDD_GREEN	In green mode. VDD = 5V		200	250	μΑ
VBIAS Section						
		ILOAD = 15mA, VDD > 6V	5.5	6	6.5	
		I _{LOAD} = 5mA, 4.7V < V _{DD} < 6V	V _{DD} - 0.15	1	V _{DD}	
VBIAS Output Voltage	VBIAS	ILOAD = 5mA, VDD < 4.7V, 9V < VD < 150V, VD duty > 20% at 200kHz. The power path for the SR driver is from the VD and cycle-by-cycle to detect VDD to change power source.	4.5	4.7	4.9	V
VBIAS Load Regulation		1mA < I _{VBIAS} < 15mA (Continuance) (Note 7)	1	1	200	mV
VBIAS Output Short Circuit Current	IVBIAS_SC		50	65	80	mA
SR Driver Section						
Output High Voltage	Voh_vg	ILOAD = 20mA	VBIAS - 0.3		VBIAS	٧
Output Low Voltage	Vol_vg		1	1	0.5	V
Rise Time	tr_vg	C _L = 4nF, V _G is from 1V to 4V	-	50	100	ns
Turn-On Propagation Time	tp_on	From trigger VD falling edge to VG = 0.1V.	1	1	80	ns
Fall Time	tF_VG	CL = 4nF, from 80% x VOH_VG to 1V			15	ns
Turn-Off Propagation Time	tP_OFF				30	ns
Initial Output Low Clamping Voltage before Start-up	Vol_vg_ini	$C_{GD} = 330 pF$, $C_{GS} = 27 pF$, VD is from 0V to 40V, $t_R = 50 ns$, pulse width = 1 μs . (Note 7)			1.5	V
Internal Pull-Low Resistor	Rgs_Low		70	100	130	kΩ

Copyright © 2024 Richtek Technology Corporation. All rights reserved.



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
VD Section				·		•
V _{DS} Scaling Ratio I	K _{VDS_I}	For SR function (Note 7)		2		0/
V _{DS} Scaling Ratio II	Kvds_II	For ZVS function (Note 7)		15		%
VD Sample and Hold Error	Esh_vd	(VVD_HIGH - VVD_SH /VVD_SH) x 100			±5	%
Threshold of VD Sample and Hold	Vvd_sh	VTH_SH = KVD_SH x VVD_HIGH[n-1]		0.7		
Mask Time	tmask	VVD > VTH_SH (Note 7)	100	120	140	ns
Initial VD Blanking Time	tblank_vd_ini	VD blanking time is counted after tmask	0.2	0.3	0.4	μS
V _{IN} Low VD Blanking Time	tBLANK_VD_VINL	VD blanking time is counted after tmask	0.9	1.05	1.2	μS
Low Level Threshold for Input Voltage	Kvin_Low	When V _{DS} < K _{VIN_LOW} x VDD, VD blanking time will be changed to V _{IN} low blanking time and minimum off-time.	2	2.2	2.4	
Low Level Threshold for VD Falling Edge Detection	VLOW_FALLING		-0.4	-0.3	-0.2	V
Dead Time Comparison High Threshold	VTH_DT		0.4	0.5	0.6	V
VG Fast Turn-Off Initial Threshold	VTH_VGOFF_INI		-13	-10	-7	mV
Maximum VG Fast Turn-Off Limit for Tracking Up/Down	Vvgoff_max	With 8-bit tracking control	17	20	23	mV
VG Fast Turn-Off Step Limit for Tracking Up/Down	ΔVVGOFF	VTH_VGOFF[n] = VTH_VGOFF[n-1] $\pm \Delta V$ VGOFF	0.062	0.078	0.094	mV
VD Falling Time Threshold for VG Trigger	tvd_falling	VD falling edge is from VTH_SH to VLOW_FALLING. If VD falling time < tvD_FALLING and disable VD falling edge debounce time, VG will be triggered immediately when VD < VLOW_FALLING.	100	150	200	ns
VD Edge Threshold for Exit Green Mode Detection	Vvd_edge		-0.4	-0.3	-0.2	V
Debounce Time for Exit/Enter Green Mode Detection	tVD_EDGE		4	5	6	ms
VD Cycle Number for Enter Green Mode	Nengr	The number of VG pulses in tvD_EDGE is less than NENGR.	-	16		
VD Cycle Number for Exit Green Mode	Nexgr	The number of VD pulses in tvD_EDGE is greater than NEXGR.		32		
VD Cycle Number for Fast Exit Green Mode	Nexgr_f	The number of continuous VG pulses is greater than Nexgr_f.		8		



Parameter	Symbol	Test Cond	Test Conditions			Max	Unit
SR Control Section							
VG Minimum On-Time	tminon_vg	From VG rising edge to VG falling	RT7220DN- HQA, RT7220DN- LPA	400	500	600	ns
		edge. (Note 7)	RT7220DN- LMA	800	1000	1200	
Disable VG Minimum On- Time Threshold	VMINON_DIS	When VD > V _{MINOI} t _{MINON_VG} , VG will immediately.		0.4	0.5	0.6	V
Initial VG Minimum Off-Time	tminoff_vg_ini	From VG falling ed VG rising edge.	ge to the next	0.2	0.3	0.4	μS
VIN Low VG Minimum Off-Time	tminoff_vg_vinl	From VG falling ed VG rising edge.	ge to the next	0.9	1.05	1.2	μS
VD Undervoltage Protection Threshold	VVD_UVP	When V _D < V _{VD_UV} disabled. (Note				Vout + 3.5	V
Automatic Tracking Section	1						
Auto-Tracking Dead Time	tDEAD_TRACK	From VG falling ed	ge to VD =	180	200	220	ns
Oscillator Section (Only for	ZVS Function)				I.		,
Maximum Frequency	fosc_max	VCTL > VFR_ET, Not including ZVS	on-time.	110	120	130	kHz
Minimum Frequency	fosc_min	VCTL < VFR_EX		20	25	30	kHz
Frequency Jittering Range	Δf			±9	±12	±15	%
Frequency Jittering Period	tJIT	(<u>Note 7</u>)			512		cycle
Frequency Variation Versus Temperature Deviation	fDT	$T_A = -30^{\circ}C \text{ to } 105^{\circ}$	°C (<u>Note 7</u>)			±6	%
			RT7220DN- HQA		380		
Internal RSET for Frequency Reduction Mode Control Voltage Modulation	RSET	(<u>Note 7</u>)	RT7220DN- LPA		240		kΩ
Voltage Modulation			RT7220DN- LMA		340		
Vout Scaling Ratio	Kvo	(<u>Note 7</u>)		14.5	15	15.5	%
Accuracy of Frequency Reduction Mode Control Voltage	ΔVCTL	VCTL = (10 ¹¹ x KVC (3 x NPS x RSET)	VCTL = (10 ¹¹ x Kvo x Lm x Ipeak) / (3 x Nps x Rset)			±7	%
Boundary Voltage of Maximum Power	VFRMOD_MAX		RT7220DN- HQA, RT7220DN- LMA	2.6	2.7	2.8	V
			RT7220DN- LPA	1.25	1.35	1.45	

Parameter	Symbol	Test Cond	litions	Min	Тур	Max	Unit
Boundary Voltage of Minimum Power	VFRMOD_MIN		RT7220DN- HQA, RT7220DN- LMA	0.8	0.9	1	V
			RT7220DN- LPA	0.5	0.6	0.7	
	Vfr_et	Kvo x Vout > VFRMOD_MAX	RT7220DN- HQA,	1.55	1.6	1.65	
Entry Voltage of Frequency		K _{VO} x Vout < VFRMOD_MIN	RT7220DN- LMA	1.15	1.2	1.25	V
Reduction Mode	VFK_E1	Kvo x Vout > VFRMOD_MAX	RT7220DN-	1.4	1.45	1.5	V
		K _{VO} x V _{OUT} < VFRMOD_MIN	LPA	1.15	1.2	1.25	
		K _{VO} x Vout > VFRMOD_MAX	RT7220DN- HQA,	1.2	1.25	1.3	
Exit Voltage of Frequency	VFR_EX	Kvo x Vout < VFRMOD_MIN	RT7220DN- LMA	0.8	0.85	0.9	V
Reduction Mode		K _{VO} x Vout > VFRMOD_MAX	RT7220DN-	1.05	1.1	1.15	V
		K _{VO} x V _{OUT} < VFRMOD_MIN	LPA	0.8	0.85	0.9	
ZVS Section							
Maximum Count of PWM MOSFET Ringing Peak for	NPEAK	Enable ZVS function when the number of VD	RT7220DN- HQA, RT7220DN- LPA		7		Peak
ZVS Operation		valley < NPEAK (Note 7)	RT7220DN- LMA		10		
ZVS Pulse Trigger Threshold	VTH_ZVS	If VD ringing < VTH ZVS pulse will be t		0.95 × Vout	Vout	1.05 × Vout	V
ZVS Pulse Trigger Debounce Time	td_peak	From VD < V _{TH_ZV} Pulse rising edge.	rs to ZVS	100	200	300	ns
External Rzvs Range for ZVS On-Time Setting	Rzvs	The RZVS pin add resistor, and a 1% suggested. (Not	resistor is	200		500	kΩ
Maximum ZVS On-Time	ton_zvs_max	(<u>Note 7</u>)		3.5	4.4	5.3	μS
		ZVS pulse at first peak of primary- side MOSFET	RT7220DN- HQA, RT7220DN- LPA	350	450	550	
Minimum ZVS On-Time	ton_zvs_min	VDS	RT7220DN- LMA	700	900	1100	ns
		ZVS pulse at/after of primary-side MC (Note 7)	350	450	550		




Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
		Rzvs = $480k\Omega$, V _D = 70V, V _{OUT} = 6.5V	2173	2557	2940	
		R_{ZVS} = 360kΩ, V_D = 70V, V_{OUT} = 6.5V	1588	1868	2148	
ZVS On-Time Accuracy	ton_zvs	Rzvs = 240k Ω , VD = 70V, VOUT = 6.5V	901	1178	1455	ns
		Rzvs = $480k\Omega$, V _D = $85V$, V _{OUT} = $15V$	957	1251	1545	
		Rzvs = $360k\Omega$, VD = $85V$, VOUT = $10V$	1095	1432	1769	
VOUT Threshold Voltage of Disable ZVS Operation	VTH_DISZVS	If V _{OUT} < V _{TH_DISZVS} , ZVS function is disabled.	3.8	4.3	4.8	V
DET Section (Only for RT72	220DN-HxA)					
External RDET	RDET	1% resistor is suggested. (Note 7)		300		kΩ
The DET Pin High-Level Clamping Voltage	VDET_CLAMP_H				5.5	V
The DET Pin Low-Level Clamping Voltage	VDET_CLAMP_L		-100	0	100	mV
Maximum DET Sourcing Current	IDET_MAX		100			μА

Note 7. Guaranteed by design.




14 Typical Application Circuit

14.1 Typical Application Circuit for Low-Side Application






Typical Application Circuit for High-Side Application 14.2





DS7220D-02 July 2024





15 Typical Operating Characteristics



















www.richtek.com







































www.richtek.com
















Copyright © 2024 Richtek Technology Corporation. All rights reserved.


RICHTEK


is a registered trademark of Richtek Technology Corporation.





















www.richtek.com



















Copyright © 2024 Richtek Technology Corporation. All rights reserved.


RICHTEK


is a registered trademark of Richtek Technology Corporation.






















16 Operation

The RT7220D is a secondary-side synchronous rectification controller for flyback converters operating in CCM, DCM, and QR modes. The RT7220D senses the MOSFET drain voltage to determine VG turn-on/off and modulates VG pulse width cycle-by-cycle to minimize turn-off dead time and thereby optimizing the efficiency.

16.1 Power Structure

The VDD pin supplies power to the IC and needs to be connected directly to the power supply output capacitor. The VDD pin supports a wide operating range, and the VBIAS is regulated from the LDO to supply the gate driver when output voltage is below 4.7V.

16.2 Drain Voltage Sense

The VD pin, connected to the MOSFET drain pin, is used to detect the VD signal as the VG turn-on/off criterion. The DC voltage is supplied from VD to VBIAS via a built-in HV LDO.

16.3 Gate Driver

The VG pin is a synchronous rectifier MOSFET driver, powered by either VDD or VBIAS to ensure the MOSFET can be fully turned on. In addition, the fast gate turn-off function provides reliable operation.

16.4 Source Voltage Sense

The source pin of MOSFET is connected to the input of the source voltage sensing (VS) pin. To make sure accurate sensing of the drain-sense voltage, it is strongly recommended that the sense node be directly connected to the source of the MOSFET.

16.5 ZVS Function

When the power converter operates at high input voltage, the RT7220D enables ZVS function to optimize the efficiency. The adaptive ZVS pulse on-time is modulated by V_D, V_{OUT} and R_{ZVS}.

To enable the ZVS function, the RT7220D needs to work with the RT7757D. Therefore, the last two characters in the part numbers of both the RT7220D and the RT7757D must be the same. Otherwise, the ZVS function will not operate normally. (For example, RT7757D-AE*MA* ↔ RT7220DN-L*MA*)



17 Application Information

(Note 8)

17.1 Power Selection

The RT7220D supports a wide output voltage range with the VDD pin directly connected to the power output of a converter. In addition, a built-in HV LDO is used to supply the gate drive VG for the MOSFET. When VDD is less than 4.7V, the VG voltage powered by VBIAS will be clamped at 4.7V and the ZVS function is disabled. When VDD is greater than 4.7V, the VG voltage will be proportional to VDD. Once VDD is greater than 6V, the VG voltage will be clamped at 6V to ensure fast turn-off time. The power selection circuit is shown in Figure 1.

Moreover, the RT7220D provides an initial pull-low function to avoid the gate of the SR MOSFET being falsely turned on by parasitic capacitance during start-up.




Figure 1. Power Selection Circuit

VG Turn-On

As shown in <u>Figure 2</u>, when the VD voltage is greater than V_{VD_UVP} and the VD falling time (from 0.7 × V_{VD_SH} to V_{LOW_FALLING}) is less than t_{VD_FALLING} (150ns typ.), VG will be turned on immediately as soon as VD falls below V_{LOW_FALLING}.




Figure 2. SR Turn-On/Off

17.2 VG Turn-Off

As shown in <u>Figure 2</u>, VG will be turned off as the VD voltage rises to VTH_VGOFF. The RT7220D modulates and optimizes the turn-off dead-time tDEAD_TRACK cycle-by-cycle to provide the reliable and high efficiency operation. For the corrected dead-time modulation, the turn-off delay time of MOSFET (toff_DELAY), as shown in <u>Figure 3</u>, should be less than 50% x tDEAD_TRACK.

Copyright © 2024 Richtek Technology Corporation. All rights reserved.




Figure 3. VG Turn-Off Delay Time

17.3 **VG Minimum On-Time**

The RT7220D provides a minimum on-time function to prevent incorrect turn-off due to ringing or voltage spikes. The VG turn-off threshold is blanked during tMINON_VG, as shown in Figure 4.




Figure 4. VG Minimum On-Time

VG Minimum Off-Time 17.4

The minimum off-time is counted from the falling edge of VG to the next rising edge of VG. During this period, the SR gate cannot be turned on to avoid false triggering of VG by the DCM ringing. The minimum off-time is shown in Figure 5.




Figure 5. VG Minimum Off-Time



17.5 **Green Mode Operation**

To improve efficiency under light load conditions, the RT7220D features the green mode operation that disables the SR MOSFET and reduces the device operating current. The green mode is determined by detecting the number of VD and VG pulses, respectively. If VG pulses are less than 16 cycles in the period of tvD_EDGE, the RT7220D disables the VG output and enters green mode, as shown in Figure 6.




Figure 6. Entry Green Mode

Once VD pulses are greater than 32 cycles in the period of tyD_EDGE, the RT7220D exits from green mode and resumes normal operation immediately, as shown in Figure 7.




Figure 7. Exit Green Mode



17.6 Output Voltage Sense for High-Side Application

For high-side applications, since the RT7220D GND and the power converter's GND are not the same, the VDD pin cannot sense the output voltage. Therefore, the DET pin is used to detect the output voltage.

During the SR MOSFET on-time, the DET pin outputs a clamping current that is proportional to Vout.




Figure 8. Vout Sense for High-Side Applications




Figure 9. DET Pin Waveform

The resistance of RDET is $300k\Omega$ and a 1% tolerance resistor is recommended. In the low-side applications, the DET pin function is disabled and should be connected to the RT7220D GND.

17.7 VD Undervoltage Protection

To avoid the RT7220D from mis-triggering VG during the AC OFF period, the SR function will be disabled when VD is lower than VVD_UVP. Since VD is equal to (VOUT + VIN/NPS), the boundary VIN of VD undervoltage protection (VIN_BOUNDARY) can be obtained according to the following equation:

 $VIN_BOUNDARY = NPS x (VVD_UVP - VOUT)$

where NPs is the primary-to-secondary turn ratio.




Figure 10. VD Undervoltage Protection

17.8 Frequency Control Method

When the power converter operates at high input voltage, higher output voltage and heavy load, the system will operate in ZVS mode, and the switching frequency is determined by the RT7220D. Before the primary-side MOSFET is turned on, the secondary-side MOSFET will be turned on shortly to generate a circulating current for achieving ZVS in primary-side MOSFET.

The RT7220D determines the switching frequency using a control voltage that includes the magnetic inductor L_m, the primary-to-secondary turn ratio NPs, the VouT scaling ratio Kvo, the inductor peak current I_{Peak} and the internal setting resistor RSET. VCTL can be expressed by the following equation:

$$VCTL = (10^{11} x Kvo x Lm x Ipeak) / (3 x NPs x RSET)$$

The internal RSET can be calculated by the following equations:

$$\begin{cases} \frac{1}{2} \times L_m \times \left(I_{peak}\right)^2 \times f_{SW} \times Eff. = P_O \\ f_{SW} = f_{OSC_MIN} + 271.4 \left(kHz/V\right) \times \left(V_{CTL} - V_{FR_EX}\right) \\ V_{CTL} = \frac{10^{11} \times K_{VO} \times L_m \times I_{peak}}{3 \times N_{PS} \times R_{SET}} \end{cases}$$

17.9 ZVS Operation

DS7220D-02 July 2024

When the converter operates in ZVS mode, the RT7220D detects the VD ringing to perform the ZVS operation. Once the VD ringing decreases to VouT for the debounce time tD_PEAK, the ZVS pulse is turned on. The adaptive ZVS pulse on-time is modulated by VD, VouT and Rzvs.




Figure 11. ZVS Operation

The external Rzvs ranges from $200k\Omega$ to $500k\Omega$, and a 1% tolerance resistor is recommended. The on-time of the ZVS pulse is limited from 450ns to $4.4\mu s$, and it can be expressed by the following equation:

 $ton_zvs = (V_D \times R_zvs) / (1875 \times V_{OUT}) - 200 (ns)$

17.10 Design Considerations and PCB Layout Guide

- The bypass capacitor of VDD and VBIAS should be placed as close as possible to the RT7220D. It is recommended to use a low ESR MLCC capacitor of $1\mu F$ or more to reduce ripple.
- The resistor between the VD pin and the drain of the SR MOSFET is necessary. It is recommended to use a 47Ω resistor with a package larger than 0603.
- To avoid IR voltage drop affecting the output voltage detection, the VDD pin must be connected to the output capacitor independently.
- To detect V_{DS} accurately, VS, GND and PGND must be connected to the source of the SR MOSFET independently. The ground of C_{VBIAS} and R_{ZVS} should be connected to the exposed GND pad of RT7220D for noise isolation and the exposed GND should be connected to the other GND pins.
- The SR MOSFET drive loop should be as short as possible to reduce EMI.
- For high-side applications, the auxiliary winding for VDD is required, and the VDD capacitor must be larger than 4.7μF.
- For high-side applications, to detect the output voltage accurately, the DET pin resistor must be connected to the GND of the output capacitor independently. The resistor R_{DET} between the DET pin and GND should be 300kΩ with a package of 0603 or larger.
- Keep the IC out of the power loop to prevent abnormal operation from noise coupling. For four-layer PCB layout, the power loop should not pass through the 2nd and 3rd PCB layers under the RT7220D chip.

17.11 Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature T_J(MAX), listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

 $PD(MAX) = (TJ(MAX) - TA) / \theta JA$

where $T_{J(MAX)}$ is the maximum junction temperature; T_{A} is the ambient temperature; and θ_{JA} is the junction-toambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is normally 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a WQFN-16L 3x3 package, the thermal resistance, θ_{JA} , is 42.5°C/W on a standard JEDEC low effective-thermalconductivity two-layer test board. The maximum power dissipation at T_A = 25°C can be calculated as below:

 $PD(MAX) = (125^{\circ}C - 25^{\circ}C) / (42.5^{\circ}C/W) = 2.35W$ for a WQFN-16L 3x3 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed TJ(MAX) and the thermal resistance, θJA. The derating curve in Figure 12 allows the designer to inspect the effect of rising ambient temperature on the maximum power dissipation.





Figure 12. Derating Curve of Maximum Power Dissipation

Note 8. The information provided in this section is for reference only. The customer is solely responsible for the designing, validating, and testing your product incorporating Richtek's product and ensure such product meets applicable standards and any safety, security, or other requirements.

RICHTEK is a registered trademark of Richtek Technology Corporation.



18 Outline Dimension




Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Cymah al	Dimensions I	n Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
А	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.180	0.300	0.007	0.012
D	2.950	3.050	0.116	0.120
D2	1.300	1.750	0.051	0.069
Е	2.950	3.050	0.116	0.120
E2	1.300	1.750	0.051	0.069
е	0.5	500	0.020	
L	0.350	0.450	0.014	0.018

W-Type 16L QFN 3x3 Package

19 Footprint Information




Dookogo	Number		Footprint Dimension (mm)						Tolerance		
Package	of Pin	Р	Ax	Ay	Вх	Ву	С	D	Sx	Sy	Tolerance
V/W/U/XQFN3*3-16	16	0.50	3.80	3.80	2.10	2.10	0.85	0.30	1.50	1.50	±0.05




20 Packing Information

20.1 **Tape and Reel Data**



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Si	ze (A) (in)	Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
QFN/DFN 3x3	8	4	180	7	3,000	160	600	8.4/9.9



- C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:
- For 8mm carrier tape: 0.5mm max.

Tape Size	W1	Р		В		F		Ø٦		Н
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm



20.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	3 reels per inner box Box A
2	HIC & Desiccant (1 Unit) inside	5	12 inner boxes per outer box
3	Caution label is on backside of Al bag	6	Outer box Carton A

Container	Reel		Вох			Carton		
Package	Size	Units	Item	Reels	Units	Item	Boxes	Unit
QFN & DFN 3x3	7"	7" 1,500	Box A	3	9,000	Carton A	12	108,000
			Box E	1	3,000	For Com	bined or Partial F	Reel.



20.3 **Packing Material Anti-ESD Property**

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω /cm ²	10 ⁴ to 10 ¹¹					

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved.



21 Datasheet Revision History

Version	Date	Description	Item			
01	2023/5/22	Modify	RT7220D Version Table on P2 Absolute Maximum Ratings on P6 Recommended Operating Conditions on P6 Electrical Characteristics on P7 Application Information on P24			
02	2024/7/5	Modify (Added RT7220DN-LMA)	General Description on P1 Features on P1 Ordering Information on P1 Marking Information on P2 RT7220D Version Table on P5 Note 4 on P8 Electrical Characteristics on P11, 12, 13 Typical Application Circuit on P14, 15 Typical Operating Characteristics on P20, 21, 22 Operation on P24 Application Information on P31 Packing Information on P35			