


Compact Synchronous Buck DC/DC PWM Controller

General Description

The RT8110 is a compact fixed-frequency PWM controller with integrated MOSFET drivers for single-phase synchronous buck converter. This part features wide input voltage range operation and tiny package. An internal pre-regulator drives an external BJT to provide regulated output voltage from the input voltage to support VCC. Therefore, the controller can operate with wide input voltage range. The RT8110 utilizes voltage-mode control with internal compensation to simplify the converter design. An internal 0.8V reference voltage allows low output voltage application. The switching frequency is fixed at 400kHz to reduce the external passive component size to save board space. Low-side MOSFET $R_{DS(ON)}$ is used for inductor current sensing. The RT8110 provides under voltage protection, current limit, over current protection and over temperature protection.

Ordering Information



Note :

Richtek Pb-free and Green products are :

- ▶RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶Suitable for use in SnPb or Pb-free soldering processes.

Marking Information

For marking information, contact our sales representative directly or through a Richtek distributor located in your area, otherwise visit our website for detail.


Features

- 8V to 23V Wide Range Operation
- 0.8V Internal Reference
- Internal Soft Start
- High DC Gain Voltage Mode PWM Control
- Fixed 400kHz Switching Frequency
- Fast Transient Response
- Fully Dynamic 0 to 80% Duty Cycle
- Over Current Protection
- Under Voltage Protection
- Over Temperature Protection
- Tiny Package TSOT-23-8
- RoHS Compliant and 100% Lead (Pb)-Free

Applications

- Set-top Box Power Supplies
- PC Subsystem Power Supplies
- Cable Modems, DSL Modems
- DSP and Core Communication Processor Power Supplies
- Memory Power Supplies
- Personal Computer Peripherals
- Industrial Power Supplies
- Low Voltage Distributed Power Supplies

Pin Configurations



Typical Application Circuit




Figure 1. Single Input Power Rail Application





Figure 2. Split Input Power Rail Application

Functional Pin Description

Pin No.	Pin Name	Pin Function
1	BOOT	This pin provides power to the high-side MOSFET gate driver. Use bootstrap circuit to drive the high-side MOSFET.
2	DRIVE	Pre-regulator Control Pin. Connect this pin to the base of external BJT, and connect the collector to V_{IN} to obtain a regulated output voltage to support VCC. If VCC is directly supplied, the BJT is not required, and this pin should be pulled high to VCC through a resistor. DRIVE pin can also be used for enable control. Pull low this pin to GND can shutdown the controller.
3	FB	Inverting Input of the Error Amplifier. This pin is connected to the joint of output voltage divider resistors to set the output voltage. The voltage at this pin is also monitored for under voltage protection.
4	VCC	Main Bias Supply of the IC. VCC can be directly supplied or by V_{IN} through external BJT driven by DRIVE pin. This pin also provides power for the low-side MOSFET gate driver. Connect ceramic capacitor to this pin. The voltage at this pin is monitored for power on reset (POR).
5	LGATE	Gate Drive Pin for Low-Side MOSFET.
6	GND	Signal and Power Ground of the IC. All voltage levels are referenced with respect to this pin.
7	UGATE	Gate Drive Pin for High-Side MOSFET.
8	PHASE	Switching Node of the Buck Converter. This pin is also used to monitor the voltage drop across the low-side MOSFET for over current protection.

Function Block Diagram



Absolute Maximum Ratings (Note 1)

- Supply Voltage, V_{CC} ----- 7V
- PHASE ----- -3V to 24V
- BOOT ----- 30V
- Input/Output Voltage ----- 0.3V to 7V
- Power Dissipation, P_D @ $T_A = 25^\circ\text{C}$
 TSOT-23-8 ----- 0.426W
- Package Thermal Resistance (Note 4)
 TSOT-23-8, θ_{JA} ----- 235°C/W
- Junction Temperature ----- 150°C
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility (Note 2)
 HBM (Human Body Mode) ----- 2kV
 MM (Machine Mode) ----- 200V

Recommended Operating Conditions (Note 3)

- Supply Voltage, V_{CC} ----- 5.3V
- Junction Temperature Range ----- -40°C to 125°C
- Ambient Temperature Range ----- -40°C to 85°C

Electrical Characteristics

($V_{IN} = 5V$, $T_A = 25^\circ\text{C}$, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
VCC Supply Current						
Nominal Supply Current	I_{CC}	UGATE, LGATE open	--	3	6	mA
Regulated Output Voltage	VCC		5.1	5.3	5.5	V
Power-On Reset						
VCC Threshold Voltage		Rising	3.6	3.9	4.2	V
VCC Threshold Hysteresis			0.3	0.5	0.7	V
Reference						
Reference Voltage	V_{REF}		0.784	0.8	0.816	V
Oscillator						
Free Running Frequency	f_{SW}		320	400	480	kHz
Ramp Amplitude	ΔV_{OSC}		--	2.2	--	V
Error Amplifier						
E/A Transconductance	G_m	Note 5	--	0.3	--	ms
Open Loop DC Gain	A_O	Note 5	60	90	--	dB
PWM Controller Gate Driver						
Upper Drive Source	$R_{USOURCE}$	$V_{BOOT} - PHASE = 5V$ $V_{BOOT} - V_{UGATE} = 1V$	--	3	4.5	Ω

To be continued

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Upper Drive Sink	R _{USINK}	V _{UGATE} - PHASE = 1V V _{BOOT} - PHASE = 5V	--	2	3	Ω
Lower Drive Source	R _{LSOURCE}	V _{CC} - V _{LGATE} = 1V	--	4	6	Ω
Lower Drive Sink	R _{LSINK}	V _{LGATE} = 1V	--	2	4	Ω
Upper Drive Source	I _{USOURCE}	V _{BOOT} - V _{UGATE} = 5V	--	0.72	--	A
Upper Drive Sink	I _{USINK}	V _{UGATE} - PHASE = 5V	--	0.82	--	A
Lower Drive Source	I _{USOURCE}	V _{VCC} - V _{LGATE} = 5V	--	0.65	--	A
Lower Drive Sink	I _{USINK}	V _{LGATE} - GND = 5V	--	1.18	--	A
Protection						
Over Current Threshold	V _{OC}	Sense Phase Pin Voltage	-230	-200	-170	mV
Maximum Duty Cycle			--	80	--	%
UVP Threshold		FB Falling	--	0.5	0.6	V
Soft Start						
Soft-Start Interval	T _{SS}		1	3	6	ms

Note 1. Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.

Note 2. Devices are ESD sensitive. Handling precaution recommended.


Note 3. The device is not guaranteed to function outside its operating conditions.

Note 4. θ_{JA} is measured in the natural convection at T_A = 25°C on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard.


Note 5. Guarantee by design.

Typical Operating Characteristics


Power On




Power Off




Controller and Power Stage Power Sequence




Under Voltage Protection




Over Current Protection




Short Circuit Over Current Protection




Reference Voltage vs. Temperature



Switching Frequency vs. Temperature



VCC vs. Temperature



Applications Information

The RT8110 is a compact voltage-mode PWM controller with integrated MOSFET gate drivers for single-phase synchronous buck converter. It features tiny package and an internal regulator driver, which drives an external BJT to provide regulated output voltage to support VCC from converter input voltage. Therefore, RT8110 can operate in wide input range. VCC can also be directly supplied from 5V without using the external BJT. This part provides internal soft start, internal loop compensation and protection functions.

Internal Regulator Driver and VCC

There are two approaches to supply controller power VCC. For split power rail application, VCC can be directly supplied from 5V. For single power rail application, VCC can be supplied through a regulator from V_{IN}. RT8110 provides an internal regulator driver that drives an external BJT to provide regulated voltage to supply VCC from V_{IN}.

Figure 3 shows the configuration of split power rail application. The VCC pin is connected to 5V with a bypass capacitor, and the DRIVE pin is pulled high through resistor for enable control. When Q1 is off, the DRIVE pin is pulled high to VCC through resistor R_x. The recommended value of R_x is 2kΩ. When Q1 is on, the voltage at DRIVE pin goes below the shutdown threshold and the controller shuts down. If enable control function is not required, DRIVE pin still need to be pulled high to VCC through R_x.




Figure 3. Directly supply VCC from 5V

Figure 4 illustrates the configuration of supplying VCC from V_{HV} (V_{HV} can be V_{IN}) through a regulator in single power rail application. BJT Q1, R1, C1 and the internal regulator drive circuit comprises the regulator to supply VCC from V_{HV}. Q2 is used for enable control. The design equations are shown as follows.

$$I_y = I_x - I_b \tag{1}$$

$$I_x = \frac{V_{HV} - V_{CC} - V_{be}}{R} \tag{2}$$

$$I_b = \frac{I_e}{\beta} \tag{3}$$

$$0.5mA < I_y < 5mA \tag{4}$$

Combine (1) to (4), R can be determined as follows.

$$\frac{V_{HV} - V_{CC} - V_{be}}{5mA + \frac{I_e}{\beta}} < R < \frac{V_{HV} - V_{CC} - V_{be}}{0.5mA + \frac{I_e}{\beta}} \tag{5}$$

where

V_{be} is the base to emitter voltage of Q1

β is the current gain (h_{FE}) of Q1

I_e is the emitter current of Q1

I_y is the sink current of DRIVE pin

Design example :

V_{HV} = 12V, V_{CC} = 5.3V, I_{e(MAX)} = 30mA, Q1 = 2N3904, V_{be} = 0.7V, β = 100

When V_{HV} = 8V

$$\frac{(12V - 5.3V - 0.7V)}{5.3mA} < R < \frac{(12V - 5.3V - 0.7V)}{0.8mA} \tag{6}$$

$$1.13k\Omega < R < 7.5k\Omega$$

Select R = 5.6k




Figure 4. Supply VCC from V_{HV} Through Regulator

Power-Up and Soft Start

The power-on-reset (POR) function continuously monitors the voltage at the VCC pin. When VCC rises and exceeds the POR threshold, the controller initiates its power-up sequence with continuous low-frequency, small-width pulses at UGATE (~6kHz). These pulses are used for converter power stage input voltage (VIN) detection. If VIN is applied, the voltage at PHASE pin will rise and fall due to these detection pulses. A digital counter and a comparator are used to record the number of times that voltage at PHASE pin exceeds the internally-defined voltage level (~1.5V). If the voltage at PHASE pin exceeds and below the internally-defined voltage level for two times, detection pulse stops and VIN is recognized to be ready. Once VIN is ready, soft-start will then initiate after a time delay. Otherwise the detection pulse at UGATE continues.

RT8110 provides soft start function internally. Figure 5 shows the PWM comparator and the operational transconductance amplifier (OTA). The OTA has three inputs: reference voltage VREF, feedback voltage signal FB, and soft start signal SS. During the soft start interval, the feedback voltage signal tracks the SS signal. Because SS signal rises from zero in monotone, therefore the PWM duty cycle will increase gradually at start up to prevent large inrush current. When FB voltage reaches VREF, soft start ends and FB will track VREF. The typical soft start time interval is 3ms




Figure 5. Transconductance Amplifier and PWM Comparator.

Bootstrap Circuit

Figure 6 shows the bootstrap gate drive circuit supplied from VCC. The bootstrap circuit consists of bootstrap capacitor CBOOT and blocking diode DBOOT. The selection of these two components can be done after choosing the high-side MOSFET. The bootstrap capacitor must have a voltage rating that is able to withstand twice the maximum

supply voltage. The capacitance is determined using the following equation :

$$C_{BOOT} = \frac{Q_{GATE}}{\Delta V_{BOOTSTRAP}}$$

where QGATE is the total gate charge of the high-side MOSFET, and ΔVBOOTSTRAP is the voltage drop allowed on the high-side MOSFET gate drive. For example, the total gate charge for MOSFET is about 30nC. For an allowed voltage drop of 300mV, the required bootstrap capacitance is 0.1μF.

Referring to Figure 6, the bootstrap diode must be able to block the power stage supply voltage plus any peak ringing voltage at the PHASE pin when Q1 is turned on. Therefore, the voltage rating of the bootstrap diode should be at least 1.5 to twice of the power stage supply voltage.

Since the RDS(ON) of MOSFET will be higher if the gate-to-source driving voltage is lower, a bootstrap diode with larger forward voltage results in lower gate drive voltage, higher on-resistance and lower efficiency. Therefore, the forward voltage of the bootstrap diode should be low. Fast recovery diode or Schottky diode which has low forward voltage is recommended for the bootstrap diode.




Figure 6. Gate Driver and Bootstrap Circuit

Current Limit and Over Current Protection (OCP)

RT8110 provides current limit and over current protection. The low-side MOSFET on-resistance is used to sense the inductor current. Once the high-side MOSFET is turned off, the low-side MOSFET is turned on when dead time ends. Inductor current then flows through the low-side MOSFET and build a voltage drop across the drain and source (PHASE to GND). This voltage is sensed to monitor the inductor peak current.

As shown in Figure 7, the over current threshold is

determined internally by the current source I_{OC} and the internal resistor R_{OC} . The current source I_{OC} flows through resistor R_{OC} and builds voltage $V_{OC} (=I_{OC} \times R_{OC})$ which is referenced to the PHASE pin. When load current increase and the sensed PHASE voltage falls below V_{OC} in one switching cycle, controller will treat this as an over current event. Each over current event will cause one UGATE PWM pulse to be prohibited, but has no influence on LGATE signal, it still keep switching. UGATE PWM pulse is permitted when over current event does not exist. If over current event does not occur in the next switching cycle, UGATE will switching again, or the UGATE pulse will still be prohibited. In this way, inductor peak current will be limited.

If the load current further increases, either over current protection or under voltage protection will be tripped. The over current protection will be tripped when the over current event occurs for continuously four PWM pulses. When OCP is triggered, both UGATE and LGATE go low, controller will initiate re-start in hiccup way. For OCP, controller has three times of hiccupped re-start before shutdown. Controller will latch off after three times of hiccup.

The OCP threshold is determined by the $R_{DS(ON)}$ of low-side MOSFET. The inductor peak current I_{PEAK} can be calculated using the following equation.

$$I_{PEAK} \cong \frac{V_{OC}}{R_{DS(ON)}}$$

Note that I_{PEAK} is the inductor peak current, therefore I_{PEAK} should be set greater than $I_{OUT(MAX)} + (\Delta I)/2$ to prevent false tripping, where ΔI is the output inductor ripple current, and $I_{OUT(MAX)}$ is the maximum load current. Since MOSFET $R_{DS(ON)}$ increases with temperature, the controller will trip OCP/current limit earlier at high temperature. To avoid false tripping, considering the highest junction temperature of the MOSFET and calculate the OCP threshold to select $R_{DS(ON)}$.




Figure 7. Over Current Protection Mechanism

Under Voltage Protection (UVP)

After soft start completes, the FB voltage is monitored for UVP. The UVP function has a 10µs time delay and the threshold is typically 0.5V. If FB voltage falls below the threshold, UVP will be tripped, both UGATE and LGATE go low and then the hiccupped re-start will be initialized. The UVP re-start behavior is different from that of OCP; the controller will always initiate re-start in a hiccupped way.

Over Temperature Protection (OTP)

The RT8110 integrates thermal protection function. The over temperature protection is a latched protection and its threshold is typically 160°C. When OTP is triggered, controller shuts down, both high-side and the low-side MOSFET are turned off.

Input Capacitor Selection

The input capacitor not only reduces the noise and voltage ripple on the input, but also reduces the peak current drawn from the power source. The input capacitor must meet the RMS current requirement imposed by the switching current defined by the following equation :

$$I_{RMS} = \frac{I_{OUT} \times \sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{IN}}$$

The input RMS current varies with load and input voltage, and has a maximum of half the output current when output voltage is equal to half the input voltage. In addition, ceramic capacitor is recommended for high frequency decoupling because of its low equivalent series resistance and low equivalent inductance. These ceramic capacitors should be placed physically between and close to the drain of high-side MOSFET and the source of the low-side MOSFET.

The voltage rating is another key parameter for the input capacitor. In general, choose the voltage rating with 50% higher than the input voltage for the input capacitor to ensure the operation reliability.

Output Voltage Setting

The converter output voltage can be set by the external voltage divider resistors. Figure 8 shows the connection of the output voltage divider resistors. The controller will

regulate the output voltage according to the ratio of the voltage divider resistors R1 and R2.




Figure 8. Voltage Divider Resistors

If R1 is given and the output voltage is specified, then R2 can be determined using the following equation :

$$R2 = R1 \times \left(\frac{V_{REF}}{V_{OUT} - V_{REF}} \right)$$

Feedback Compensation and Output Capacitor Selection

The RT8110 is a voltage-mode PWM controller with fixed switching frequency, it uses operational transconductance amplifier (OTA) with internal compensation network to eliminate external compensation components.

The compensation network is used to shape the gain curve to obtain accurate dc regulation, fast load transient response and maintain stability. Figure 9 shows the Bode plot of the modulation gain, compensation gain and the close loop gain. A stable control loop has a close gain curve with a -20dB/decade slope at the crossover frequency and the phase margin is greater than 45°.




Figure 9. Bode Plot of Loop Gain.

Figure 10 illustrates the simplified synchronous buck converter using OTA with internal compensation. The feedback loop consists of Zin (R1, R2 and C1), OTA and the internal compensation network ZFB (RS, CS, CP). The value of internal compensation component is: RS ≈ 50k, CS ≈ 4nF, CP ≈ 10pF.




Figure 10. Simplified Diagram for Synchronous Buck Converter with Internal Compensation Network

Referring to Figure 9, the location of pole and zero of the LC filter and the compensation network can be determined using the following equations. The inductor and the output capacitor create a double pole at FLC :

$$F_{LC} = \frac{1}{2\pi \times \sqrt{L \times C_{OUT}}}$$

The equivalent series resistance (ESR) of the output capacitor creates a zero at FESR :

$$F_{ESR} = \frac{1}{2\pi \times ESR \times C_{OUT}}$$

The internal compensation network introduces a zero at FZ1 :

$$F_{Z1} = \frac{1}{2\pi \times R_S \times C_S}$$

The internal compensation network also introduces a pole at Fp2 :

$$F_{P2} = \frac{1}{2\pi \times R_S \times \left(\frac{C_S \times C_P}{C_S + C_P} \right)}$$

The external R3 and C3 introduces a zero at F_{Z2} :

$$F_{Z2} = \frac{1}{2\pi \times (R3 + R2) \times C3}$$

The external R3 and C3 introduces a pole at F_{P1} :

$$F_{P1} = \frac{1}{2\pi \times (R3 + R1 // R2) \times C3}$$

Since the internal compensation values are given, the close loop crossover frequency and phase margin can be obtained after inductance and capacitance are determined. External R3 and C3 are used to adjust the crossover frequency and phase margin. The typical design procedure is described as follows.

Step 1 : Collect system parameters such as switching frequency, input voltage, output voltage, output voltage ripple, and full load current.

Step 2 : Determine the output inductance value. The recommended inductor ripple current is between 10% and 30% of the full load output current. The inductance can be calculated using the following equation.

$$\frac{V_{IN} - V_{OUT}}{I_{FULL_LOAD} \times 0.3} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{F_{SW}} < L$$

$$< \frac{V_{IN} - V_{OUT}}{I_{FULL_LOAD} \times 0.1} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{F_{SW}}$$

Step 3 : Determine the output capacitance and the ESR. Neglecting the equivalent series inductance of the output capacitor, the output capacitance C_{OUT} can be approximately determined using the following equations.

$$V_{RIPPLE} = V_{RIPPLE(ESR)} + V_{RIPPLE(C)}$$

$$V_{RIPPLE(ESR)} = I_{RIPPLE} \times ESR$$

$$V_{RIPPLE(C)} = \frac{I_{RIPPLE}}{8 \times C_{OUT} \times F_{SW}}$$

Step 4 : Calculate the crossover frequency, phase margin and check stability.

Calculate the frequency of F_{LC}, F_{ESR}, F_{Z1}, F_{Z2}, F_{P1} and F_{P2} with selected inductance, capacitance and ESR. Then plot the Bode diagram of close loop gain to check crossover frequency and phase margin. In general, the crossover frequency F_C is between 1/10 and 1/5 of the switching frequency (40kHz to 80kHz); and the phase margin should be greater than 45°.

If the bandwidth and phase margin are not within an acceptable range, add R3 and C3 to slightly adjust the crossover frequency and phase margin.

If the crossover frequency and phase margin still can't meet the requirement after tuning R3 and C3, re-select the ESR and C_{OUT} (mainly) or inductance value to change the location of F_{LC} and F_{ESR} then repeat step 4. Note that the output voltage ripple and transient response should still meet the specification after changing ESR, C_{OUT} or L.

Thermal Considerations

For continuous operation, do not exceed absolute maximum operation junction temperature. The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

Where T_{J(MAX)} is the maximum operation junction temperature, T_A is the ambient temperature and the θ_{JA} is the junction to ambient thermal resistance.

For recommended operating conditions specification of RT8110, the maximum junction temperature is 125°C and T_A is the maximum ambient temperature. The junction to ambient thermal resistance θ_{JA} is layout dependent. For TSOT-23-8 packages, the thermal resistance θ_{JA} is 235°C/W on the standard JEDEC 51-3 single layer thermal test board. The maximum power dissipation at T_A = 25°C can be calculated by following formula :

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (235^\circ\text{C/W}) = 0.426\text{W for TSOT-23-8 package}$$

The maximum power dissipation depends on operating ambient temperature for fixed T_{J(MAX)} and thermal resistance θ_{JA}. For RT8110 package, the Figure 3 of derating curve allows the designer to see the effect of rising ambient temperature on the maximum power dissipation allowed.




Figure 3. Derating Curves for RT8110 Package


away from the PHASE node, inductor and MOSFETs due to these switching node or components are noisy.

Layout Guidelines

PCB layout plays an important role in converter design. PCB with carefully layout can help to decrease switching noise, have stable operation and better performance. The following guidelines can be used in PCB layout.

- ▶ Feedback voltage divider resistors, compensation RCs, bootstrap capacitor, bootstrap diode and ceramic capacitors for VIN and VCC should be placed close to the controller as possible.
- ▶ Keep the power loops as short as possible. The current transition from one device to another at high speed causes voltage spikes due to the parasitic components on the circuit board. Therefore, all the current switching loops should be kept as short as possible with wide traces to minimize the parasitic components.
- ▶ Minimize the trace length between the MOSFET and the controller. Since the drivers are integrated in the controller, the driving path should be short and wide to reduce the parasitic inductance and resistance.
- ▶ Place the ceramic capacitor physically close to the drain of the high-side FET and source of low-side FET. This can reduce the input voltage ringing at heavy load.
- ▶ Place the output capacitor physically close to the load. This can minimize the impedance seen by the load, and then improves the transient response.
- ▶ The voltage feedback trace should be kept away from the switching node. Keep the voltage feedback trace

Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	1.000	0.028	0.039
A1	0.000	0.100	0.000	0.004
B	1.397	1.803	0.055	0.071
b	0.220	0.380	0.009	0.015
C	2.591	3.000	0.102	0.118
D	2.692	3.099	0.106	0.122
e	0.585	0.715	0.023	0.028
H	0.080	0.254	0.003	0.010
L	0.300	0.610	0.012	0.024

TSOT-23-8 Surface Mount Package

Richtek Technology Corporation

Headquarter
 5F, No. 20, Taiyuen Street, Chupei City
 Hsinchu, Taiwan, R.O.C.
 Tel: (8863)5526789 Fax: (8863)5526611

Richtek Technology Corporation

Taipei Office (Marketing)
 8F, No. 137, Lane 235, Paochiao Road, Hsintien City
 Taipei County, Taiwan, R.O.C.
 Tel: (8862)89191466 Fax: (8862)89191465
 Email: marketing@richtek.com

Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.