

# **Programmable Output Voltage Single Synchronous Buck Controller**


### **General Description**

The RT8208A/B is a con stant-on-time PWM controller which provides four resistor programmable DC output voltages by controlling the G0 and G1 digital input. The output voltage is programmable from 0.75V to 3.3V. The RT8208A/B offers the lowest total solution cost in systems where need output voltage slewing. The RT8208A/B provides an automatic making power good output during output voltage transition.

The constant-on-time PWM control scheme handles wide input/output ratios with ease and provides 100ns "instanton" response to loa d transient while maintaining a relatively constant frequency. It provides the high efficiency, excellent transient response, and DC output a ccuracy needed for stepping down high voltage batteries to generate low voltage CPU core, graphics, I/O and chipset RAM supplies in notebook computers.

The RT8208A/B achieves high efficiency at a reduced cost by eliminating the current sense resistor in traditional current mode PWMs. Efficiency is further enhanced by its ability to drive very large synchronous rectifier MOSFETs. The buck conversion allows this device to directly step down from high voltage batteries for the highest possible efficiency. Additional features include soft-start, under voltage prote ction, programmable over current protection and non-overlapping gate drive. The RT8208A/ B is available in a WQFN-16L 3x3 package.

### **Pin Configuration s**




#### **Features**

- Ultra-High Efficiency
- Resistor Programmable Output Voltage from 0.75V to 3.3V with Integrated Transition Support
- Quick Load Step Response within 100ns
- 1% V<sub>FB</sub> Accuracy over Line and Load
- 4.5V to 26V Battery Input Range
- Resistor Programmable Frequency
- Integrated Bootstrap Switch
- Resistor Programmable Positive Current Limit by Low Side R<sub>DS(ON)</sub> Sense (Lossless Limit)
- Negative Current Limiter
- Voltage Transient Overshoot Eliminator\*
- Over Voltage Protection
- Under Voltage Protection
- 4 Steps Current Limit During Soft-Start
- Power Good Indicator
- RoHS Compliant and Halogen Free
- \* Paten Pending

### **Applications**

- Notebook Computers
- System Power Supplies
- I/O Supplies
- Programmable-Output Power Supplies

## Ordering Information



Richtek products are:

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-ST D-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.



## **Marking Information**



FF=: Product Code YMDNN: Date Code FG=YM DNN

RT8208BGQW

FG=: Product Code YMDNN: Date Code


RT8208AZQW



FF : Product Code YMDNN : Date Code FG YM DNN

FG : Product Code YMDNN : Date Code

# **Typical Application Circuit**



# **Functional Pin Description**


Pin No.	Pin Name	Pin Function
1 V	OUT	Output Voltage Pin. Connect to the output of PWM converter. VOUT is an input of the PWM controller.
2	VDD	Analog supply voltage input for the internal analog integrated circuit. Bypass to GND with a $1\mu F$ ceramic capacitor.
3	FB	Feedback Input Pin. Connect FB to a resistor voltage divider from VOUT to GND to adjust output voltage from 0.75V to 3.3V
4 P	GOOD	Power good signal open-drain output of PWM converter. This pin will be pulled high when the output voltage is within the target range.
5	D1	Drain of the internal MOSFET which is controlled by G1.
6	D0	Drain of the internal MOSFET which is controlled by G0.

To be continued



Pin No.	Pin Name	Pin Function
7	G0	Control I nput P in f or t he D 0 MOSFET. A Togic high for RT8208A and I ow f or RT8208B turn on the D0 MOSFET on, pulling D0 to the ground.
8 L	GATE	Low side N-MOSFET gate driver output for PWM. This pin swings between GND and VDDP.
9 V	DDP	VDDP is the gate driver supply for external MOSFETs. Bypass to GND with a $1\mu\text{F}$ ceramic capacitor.
10	cs	Over Current Trip Point Set Input. Connect a resistor from this pin to signal ground to set threshold for both over current and negative over current limit.
11 PH	ASE	The UGATE High Side Gate Driver Return. Also serves as anode of over current comparator.
12 U	GATE	High side N-MOSFET floating gate driver output for the PWM converter. This pin swings between PHASE and BOOT.
13 B	ООТ	Boost Capacitor Connection for PWM Converter. Connect to an external ceramic capacitor to PHASE.
14 G	1	Control I nput P in for the D 1 MOSFET. A Togic high for R T8208A and I ow for RT8208B turn on the D1 MOSFET on, pulling D1 to the ground.
15 E	N/DEM	Enable/Diode Emulation Mode Control Input. Connect to VDD for diode–emulation mode, connect to GND for shutdown and floating the pin for CCM mode.
16 T	ON	On Time/Frequency Adjustment Pin. Connect to PHASE through a resistor. TON is an input for the PWM controller.
17 (Exposed pad)	GND	The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.

# **Function Block Diagram**





Absolute	Maximum	Ratings	(Note 1)
----------	---------	---------	----------

• BOOT to GND	0.3V to 38V
• BOOT to PHASE	0.3V to 6V
PHASE to GND	
DC	0.3V to 32V
< 20ns	
UGATE to PHASE	
DC	0.3V to 6V
< 20ns	
• LGATE to GND	
DC	0.3V to 6
< 20ns	–2.5V to 7.5V
• VDD, VDDP, VOUT, EN/DEM, FB, PGOOD, TON to GND	
• CS to GND	0.3V to 6V
• Power Dissipation, P <sub>D</sub> @T <sub>A</sub> = 25°C	
WQFN-16L 3x3	1.471W
Package Thermal Resistance (Note 2)	
WQFN-16L 3x3, $\theta_{JA}$	68°C/W
WQFN–16L 3x3, $\theta_{JC}$	7.5°C/W
• Lead Temperature (Soldering, 10 sec.)	260°C
Junction Emperature	
Storage TemperatureRange	
• ESD Susceptibility (Note 3)	
HBM (Human BodyMode)	2kV
MM (Machine Mode)	

# **Recommended Operating Condition s** (Note 4)

• Input Voltage, V <sub>IN</sub>	4.5V to 26V
• Supply Voltage, V <sub>DD</sub> , V <sub>DDP</sub>	-4.5V to 5.5V
Junction Temperature Range	40°C to 125°C
• Ambient Temperature Range	40°C to 85°C

# **Electrical Characteristics**

( $V_{IN}$  = 15V,  $V_{DD}$  =  $V_{DDP}$  = 5V,  $T_A$  = 25 °C, unless otherwise specified)

Parameter S	ymbol	Test Conditions	Min	Тур	Max	Unit	
PWM Controller							
Quiescent Supply Current	IQ	VDD + VDDP, V <sub>FB</sub> = 0.8V			1250	μА	
01	1	V <sub>DD</sub> + V <sub>DDP</sub>		1	10	μΑ	
Shutdown Current	ISHDN	EN/DEM = GND	-10	<b>-1</b> -	-		
FB Reference Voltage	V <sub>REF</sub> V	<sub>DD</sub> = 4.5V to 5.5V	0.742	0.750	0.758	V	
FB Input Bias Current		V <sub>FB</sub> = 0.75V	-1 0.	1	1	μА	
Output Voltage Range	V <sub>OUT</sub>		0.75		3.3	V	

To be continued



Parameter S	ymbol	Test Conditions	Min	Тур	Max	Unit
D0 Pull-Down Resistance		D0 to GND, G0 = 5V		10		Ω
D1 Pull-Down Resistance		D1 to GND, G1 = 5V		10		Ω
On-Time		$V_{PHASE}$ = 12V, $V_{OUT}$ = 2.5V, $R_{TON}$ = 250k $\Omega$	336 4	20 504		ns
Minimum Off-Time			250 4	00 550		ns
VOUT Shutdown Discharge Resistance		EN/DEM = GND	- 2	0 -	ı	Ω
Current Sensing						
Current Limiter Source Current		CS to GND	9	10	11	μА
Current Comparator Offset			-10		10	mV
Zero Crossing Threshold		PHASE to GND, EN/DEM = 5V	-10 -	_	5 m	V
Fault Protection		,		l		
		GND to PHASE, V <sub>CS</sub> = 50mV	40 50	60		
Current Limit (Threshold)		GND to PHASE, V <sub>CS</sub> = 200mV	190 2	00 210		mV
Current Limit Setting Range		CS to GND	50		200	mV
Output UV Threshold		UVP Detection	60 70	80		%
OVP Threshold	V <sub>FB_OVP</sub>	OVP Detection	120	125	130	%
OV Fault Delay	VFB_OVF	FB forced above OV threshold		20		μS
ov radic Belay		Rising edge, PWM disabled below				
VDD Under Voltage Lockout		this level	4.1	4.3	4.5	V
Threshold		Hysteresis	80	-	-	mV
Current Limit Step Duration at Soft-Start		Each step	12	8 -	-	clks
UVP Blanking Time		From EN signal going high	_	512		clks
Thermal Shutdown	T <sub>SHDN</sub>		-	155		°C
Thermal Shutdown Hysteresis			-	10		°C
Driver On-Resistance			1	ļ.		
UGATE Drive Source	RUGATEsr	BOOT to PHASE = 5V	_	2	5	Ω
UGATE Drive Sink	R <sub>UGATEsk</sub>	BOOT to PHASE = 5V		1	5	Ω
LGATE Drive Source	R <sub>LGATEsr</sub>	LGATE, High State		1	5	Ω
LGATE Drive Sink		G ATE, Low State	_	0.5	2.5	Ω
UGATE Gate Driver Source/Sink	20.11201	UGATE to PHASE = 2.5V,	1			
Current		BOOT to PHASE = 5V	- 1	_	-	A
LGATE Gate Driver Source Current		LGATE forced to 2.5V	1 -		-	Α
LGATE Gate Driver Sink Current		LGATE forced to 2.5V		3		Α
D 17		LGATE Rising (Phase = 1.5V)		30		
Dead Time		UGATE Rising	3	0 -	-	ns
Internal Boost Charging Switch On-Resistance		VDDP to BOOT, 10mA			80	Ω

To be continued





Parameter S	ymbol	Test Conditions	Min	Тур	Max	Unit
Logic I/O						
		EN/DEM Low			0.8	
EN/DEM Logic Input Voltage		EN/DEM High	2.9			V
		EN/DEM Floating	2 -		-	
CO Logio Input Voltago		G0 Low			0.8	V
G0 Logic Input Voltage		G0 High	2	1	ı	V
G1 Logic Input Voltage		G1 Low			0.8	V
G i Logic iriput voltage		G1 High	2	ı	I	V
		EN/DEM = VDD		1	5	
Logic Input Current	E	N/DEM = 0	<b>−5</b> 1		-	μΑ
		G0 = G1 = VDD or GND	-1 -	ı	5	
PGOOD						
		V <sub>FB</sub> with respect to Reference, PGOOD from Low to High	87 90		93	
PGOOD Threshold		V <sub>FB</sub> with respect to Reference, PGOOD from High to Low	125 -		-	%
		Hysteresis	3 -		-	
Fault Propagation Delay		Falling edge, FB forced below PGOOD trip threshold	2	.5 -	-	μS
Output Low Voltage		I <sub>SINK</sub> = 1mA		-	0.4	V
Leakage Current		High state, forced to 5V			1	μА


- **Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Function all operation of the device at these or a my other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
- **Note 2.**  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25$ °C on a four layers high effective thermal conductivity test board of JEDEC 51-7 thermal mea surement standard. The case point of  $\theta_{JC}$  is on the expose pa d for the package.
- Note 3. Devices are ESD sensitive. Handling precaution is re commended.
- Note 4. The device is not guara nteed to function outside its operating condition s.





# **Typical Operating Characteristics**


















































### **Application Information**

The RT8208A/B is a con stant-on-time PWM controller which provides four resistor-programmable DC output voltages by controlling the G0 and G1 digital input. The output voltage is programmable from 0.75V to 3.3V. The constant on-time PWM control scheme handles wide input/ output rations with ease and providing 100ns "instant-on" response to load steps while maintaining a relatively constant operating frequency and inductor operating point over a wide ra nge of input voltage s. The topology circumvents the poor load transient timing problems of fixed-frequency current mode PWMs while avoiding the problems caused by widely varying switching frequencies in conventional constant-on-time and constant off-time PWM schemes. The DRV $^{\text{TM}}$  mode PWM modulator is specifically designed to have better noise immunity for such a single output application.

#### **PWM Operation**

The Mach Response<sup>TM</sup>, DRV<sup>TM</sup> mode controller relies on the output f ilter capacitor's effective series resistance (ESR) to act as a current-sense resistor, so the output ripple voltage provides the PWM ramp signal. Refer to the function diagrams of the R T8208A/B, the synchronous high-side MOSFET is turned on at the beginning of each cycle. After the intern all one-shot tilmer expires, the MOSFET is turned off. The pulse width of this one shot is determined by the converter's input and output voltages to keep the frequency fairly constant over the input voltage range. Another one-shot sets a minimum off-time (400ns typ.).

#### On-Time Control (ton)

The on-time one-shot comparator has two in puts. One input monitors the output voltage, while the other input samples the in put voltage and converts it to a current. This input voltage proportional current is used to charge an internal on-time capacitor. The on-time is the time required for the voltage on this capacitor to charge from zero volts to VOUT, thereby making the on-time of the high-side switch directly proportional to output voltage and inversely proportional to input voltage. The implementation results in a nearly constant switching frequency without the need of a clock generator

$$t_{ON}$$
 = 9.6p x R<sub>TON</sub> x (V<sub>OUT</sub> + 0.1) / (V<sub>IN</sub> - 0.3) + 50ns

Although this equation provides a good approximation to start with, the a ccuracy depends on ea ch design and selection of the high side MOSFET.

And then the switching frequency (f) is:

$$f = \frac{Vout}{VtN \times ON}$$

 $\boldsymbol{R}_{\text{TON}}$  is a resistor connected from the PHASE to TON pin.

#### Mode Selection (EN) Operation

The EN pin enables the supply. When EN/DEM is tied to VDD, the controller is en abled and operates in diode-emulation mode. When the EN pin is floating, the RT8208A/B will operate in forced-CCM mode.

#### **Diode-Emulation Mode (EN = High)**

In diode-emulation mode, the RT8208A/B automatically reduces switching frequency at light-load conditions to maintain high efficiency. This reduction of frequency is achieved smoothly and without increasing VOUT ripple or load regulation. As the output current decre ases from heavy-load condition, the inductor current is also reduced, and eventually comes to the point that its valley touches zero current, which is the boundary between continuous conduction and discontinuous conduction mode s. By emulating the behavior of diodes, the low side MOSFET allows only partial of negative current when the inductor freewheeling current reach negative. As the load current is further decreased, it takes longer and longer to discharge the output capacitor to the level than requires the next "ON" cycle. The on-time is kept the same as that in the heavy-load condition. In reverse, when the output current increases from light loa d to heavy loa d, the switching frequency increases to the preset value as the inductor current reaches the continuous condition. The transition load point to the light-load operation can be calculated as follows (Figure 1):

$$I_{L}$$
  $t_{DAD} \approx \frac{(V_{IN} - V_{OUT})}{2L} \times ON$ 

where toN is On-time.




Figure 1. Boundary Condition of CCM/DEM

The switching wavef orms may a ppear noisy and asynchronous when light loading causes diode-emulation operation, but this is a normal operating condition that results in high light-load efficiency. Trade-offs in DEM noise vs. light-load efficiency is made by varying the inductor value. Generally, low inductor values produce a broader efficiency vs. load curve, while higher values result in higher full-load efficiency (assuming that the coil resistance remains fixed) and less output voltage ripple. The disadvantages for using higher inductor values include larger physical size and degraded load-transient response (especially at low input voltage levels).

#### Forced-CCM Mode (EN = floating)

The low noise, forced-CCM mode (EN=floating) disables the zero-crossing comparator, which controls the low side switch on-time. This causes the low side gate drive waveform to become the complement of the high side gate-drive waveform. This in turn causes the inductor current to reverse at light loa ds as the PWM loop to maintain a duty ratio VOUT/VIN. The benefit of forced-CCM mode is to keep the switching frequency fairly constant, but it come s at a cost: The no-load battery current can be up to 10mA to 40mA, depending on the external MOSFETs.

#### **Output Voltage Setting (FB)**

The output voltage can be adjusted from 0.75V to 3.3V by setting the feedback resistor R1 and R2, see Figure 2. With G0 and G1 in low state, the output voltage is at the lowest value. Choose R2 to be approximately  $20k\Omega$ , and solve for R1 using the equation :

$$V_{O\overline{U}T}$$
  $REV \times \left(1 + \frac{R1}{R2}\right)$ 

where  $V_{REF}$  is 0.75V in typical.




Figure 2. Setting V<sub>OUT</sub> with a Resistor Divider

#### **Output Voltage Transition Control**

The RT8208A/B provides two digital control inputG0 and G1 to allow selection among four output voltages. The output voltage is regulated by comparing the FB pin (connected to VOUT via an external resistor divider) to the internal 0.75V reference. The G0 and G1 digital input control the gate of internal respective MOSFET whose drain is connected to D0 and D1 respectively. Using Gx, the user controls whetherDx is grounded or open, which then controls the resistor divider ratio f or V<sub>OUT</sub>. A logic high signal on Gx will connect Dx to ground.

When the Gx input changes state, this change quickly causes three actions:

- 1. D0 changes state.
- 2. The power good PGOOD output is temporarily latched into its present state. This prevents chattering or false tripping while V<sub>OUT</sub> moves to the new level.
- 3. When the Gx changes state whether DEM is set or not, then enter the PWM mode a nd counts 32 clock cycles. For the duration of 32 clock cycles, the OVP and UVP function is mæked. This behavior allows the output to slew down to the new level without tripping the OVP or UVP function when theGx change causes rapid change ofDx, which in turns cause a rapid change at FB.

Output voltage is regulated through the FB pin via resistors R1 through R4 as shown in Figure 3.




Figure 3. Output Voltage Selection By G0 and G1 Input


The following table shows the equations for VOUT as a function of digital control input G0 and G1.

RT8	RT8208A RT8208B		Output Voltage Equation				
G0	G1 (	G0	G1	Output voltage Equation			
0	0	1	1	$V_{OUT} = \frac{R_1 + R_2}{R_2} \times 0.75$			
1	0	0	1	$V_{OUT} = \frac{R_1 + (R_2//R_3)}{(R_2//R_3)} \times 0.75$			
0 1	1 0			V <sub>OUT</sub> R	1+(R2//R4) (R2//R4) 0.7/5		
11	0 0			V	1+(R2//R3//R4) (R2//R3//R4) 0. <b>x</b> 5		

Note that the  $R_{DS(ON)}$  of the internal MOSFET is in series with external resistor, which adds typically  $10\Omega$  in series.

#### **Output Voltage Transition Operation**

The digital input control pinGx allows VOUT to transition to both higher and lower values. For a down transition, the rapid change Gx from high to low as sudden release either of external resistors (R3 or R4) will cause FB to go above the 0.75V threshold. At this time, the LGATE will drive high to turn on the low side MOSFET and draw current from the output ca pacitor via the inductor. LGATE will remain on until FB falls to 0.75V at which point a normal UGATE switching cycle begins, see Figure 4. For a down transition, the low side MOSFET stays on bef ore FB reaches to 0.75V, thus the negative inductor current will be increased. If the negative current is too large to trigger NOCP, the low side MOSFETis turned of which can avoid too much negative current to damage component. Refer to the Negative Over Current Li mit section for a full description.






Figure 4. Output Voltage Down Transition




Figure 5. Output Voltage Up Transition

For an up transition (from lower to higher/VOUT) as shown in Figure5, the Gx change affects Dx and causes FB to drop below the 0.75V trip point. This quickly trips the FB comparator regardless of whether DEM is active or not, generating an UGATE on-time and a subsequent LGATE will be turned on. At the end of the minimum off-time (400ns), if FB is still below 0.75V then another UGATE on-time is started. This sequence continues until the FB pin exceeds 0.75V.




Figure 6. Output Voltage Up Transition with Overshooting

If the VOUT change is significant, there can be several consecutive cycle of UGATE on-time followed by minimum LGATE time. This can cause a rapid increase in inductor current: typically it takes only a few switching cycles for inductor current to rise up to the current li mit. At some point the FB voltage will rise up to the 0.75V reference and the UGATE pulses will cease, but the inductor's LI² energy must then flow into the output capacitor. This can create a significant overshoot as shown in Figure 6.

The overshooting can be approximated by the following equation, where I  $_{CL}$  is the current limit, V  $_{FINAL}$  is the desired set point for the final voltage, L is in  $\mu H$  and  $C_{OUT}$  is in  $\mu F$ .

$$V_{MAX} = \sqrt{\left(\frac{I_{CL}^2 \times L}{C_{OUT}}\right) + V_{FIANL}^2}$$

The Overshoot eliminator (Patent Pending) prevents output voltage overshooting after rapid changes of Gx. This results in a gradual change from  $V_{\text{OUT}(\text{INITIAL})}$  to  $V_{\text{OUT}(\text{FINAL})}$  and prevents the buildup of high inductor current ad reducing overshoot.

### **Current Limit Setting (OCP)**

RT8208A/B has cycle-by-cycle current li miting control. The current limit circuit employs a unique valley current sensing algorithm. If the magnitude of the current sense signal at CS is above the current limit threshold, the PWM is not allowed to initiate a new cycle (Figure 7).in order to provide both good æcuracy and a cost efective solution, the RT8208A/B supports temperature compensated MOSFET R  $_{\rm DS(ON)}$  sensing. The CS pin should be connected to GND through the trip voltage setting resistor,  $R_{\rm CS}$ . The CS terminal source  $10\,\mu A\,I_{\rm CS}$  current, and the trip level is set to the CS tp voltage,  $V_{\rm CS}$  æ in the following equation.

$$V_{CS}(mV) = R_{CS}(k\Omega) \times 10(\mu A)$$

Inductor current is monitored by the voltage between the PGND pin and the PHASE pin. So the PHASE pin should be connected to the drain terminal of the low-side MOSFET.  $I_{CS}$  has temperature coefficient to compensate the temperature dependency of the  $R_{DS(ON)}$ . PGND is used as the positive current sen sing node. So PGND should be connected to the source terminal of the bottom MOSFET.

As the comparison is done during the OFF state, V  $_{\rm CS}$  sets the valley level of the inductor current. Thus, the load current at over current threshold, I  $_{\rm LOAD\_OC}$ , can be calculated as follows ;

$$\begin{split} I_{LOAD\_OC} &= \frac{VCS}{R B s (ON)} + \frac{Ripple}{} \\ &= \frac{V_{CS}}{R B s (ON)} - \frac{1}{\times L \times f} \times \frac{\left(V_{IN} - OUT\right) \times V_{OUT}}{V_{IN}} \end{split}$$

In an over current condition, the current to the load exceeds the current to the output capacitor thus the output voltage tends to fall. Eventually, it crosses the under-voltage protection threshold and shutdown.




Figure 7. "Valley" Current Limit

#### **Negative Over Current Limit (CCM Mode Only)**

The RT8208A/B also supports cycle-by-cycle negative over current limiting in CCM Mode only The over-current limit is set to be negative but is the sa me absolute value as the positive over current limit. If output voltage continues to rising, the low side MOSEFT stays on, thus inductor current is reduced and reverses direction after it reaches zero. When there is too much negative current in the inductor, the low side MOSFETis turned of and the current flows to VIN through the body diode of the high side MOSFET. Because this protection li mits current to discharge the output capacitor, output voltage tends to rise, eventually hitting the over-voltage protection threshold and shutdown. In order to prevent false OVF from triggering, the low side MOSFET is turned on again 400ns after it is turned off. If the device hits the negative over-current threshold again before output voltage is discharged to the target level, the low side MOSFETis turned of and process repeats. It ensures maximum allowable discharge capability when output voltage continues to rise. On the other hand, if the output is discharged to the target level before negative current threshold is reached, the low side MOSFET is turned off, the high side MOSFET is then turn on, and the device resumes normal operation.

### **MOSFET Gate Driver (UGATE, LGATE)**

The high-side driver is designed to drive high current, low  $R_{DS(ON)}$  N-MOSFET(s). When configured as a floating driver, 5V bias voltage is delivered fromVDDP supply. The average drive current is proportional to the gate charge at  $V_{GS}$  = 5V times switching frequency. The instantaneous drive current is supplied by the flying capacitor between

BOOT and PHASE pins. A dead time to prevent shoot through is internally generated between high-side MOSFET off to low side MOSFET on, and low-side MOSFET off to high side MOSFET on. The low-side driver is designed to drive high current, low  $\mathbb{R}_{S(ON)}$  N-MOSFETs. The internal pull-down transistor that drives LGATE low is robust, with a 0.60 typical on resistance. A 5V bias voltage is delivered from VDDP supply. The instantaneous drive current is supplied by the flying capacitor between VDDP and PGND.

For high current applications, some combinations of high and low side MOSFETs might be encountered that will cause excessive gate-drain coupling, which can lead to efficiency-killing, EMI-producing shoot-through currents. This is often remedied by adding a resistor in series with BOOT, which increases the turn-on time of the high-side MOSFET without degrading the turn-off time (Figure 8).




Figure 8. Reducing the UGATE Rise Time

#### **Power Good Output (PGOOD)**

The power good output is an open-drain output and requires a pull-up resistor. When the output voltage is 25% above or 10% below its set voltage, PGOODwill be pulled low It is held low until the output voltage returns to within these tolerances once more. In soft-start, PGOOD is actively held low and is allowed to transition high until soft-start is over and the output reaches 93% of its set voltage. There is a 2.5  $\mu s$  delay built into PGOOD circuitry to prevent false transition.

When Gx changes state, PGOOD is immediately latched into its present state for 32 clock cycle while VOUT and FB are changed to the new level. After that the latch will be disabled.

www.richtek.com DS8208A/B-04 May 2011



#### POR, UVLO and Soft-Start

Power On Reset (POR) occurs when VDD rises above to approximately 4.3V. after POR is triggered And then, the RT8208A/B will reset the fault latch ad prepare the PWM for operation. Below 4.1V (MIN), the VDD under voltage lockout (UVLO) circuitry inhibits switching by keeping UGATE and LGATE low. A built-in soft-start is used to prevent surge current from power supply input after EN is enabled. The maximum allowed current limit is segmented in 4 steps: 25%, 50%, 75% and 100% during this period, each step is 128 UGATE clks. The current limit steps can eliminate the  $V_{OUT}$  folded-back in the soft-start duration.

#### **Output Over Voltage Protection (OVP)**

The output voltage can be continuously monitored for over voltage protection. When the output voltage exceeds 25% of the its set voltage threshold, over voltage protection is triggered and the low side MOSFET is latched on. This activates the low side MOSFET to discharge the output capacitor. The RT8208A/B is latched once OVP is triggered and can only be released by VDD or EN power on reset. There is  $20\mu s$  delay built into the over voltage protection circuit to prevent false transitions.

When Gx changes state, the OVP function is masked for 32 clock cycle while VOUT and FB are changed to the new level. After that the mask will be disabled.

#### **Output Under Voltage Protection (UVP)**

The output voltage can be continuously monitored for under voltage protection. When the output voltage is less than 70% of its set voltage threshold, under voltage protection is triggered and then both UGATE and LGATE gate drivers are forced low. In order to remove the residual charge on the output capacitor during the under voltage period, if PHASE is greater than 1V, the LGATE is forced high until PHASE is lower than 1V. There is 2.5µs delay built into the under voltage protection circuit to prevent false transitions. During soft-start, the UVP blanking time is 512 UGATE clks.

When Gx changes state, the UVP function is maked for 32 clock cycle while VOUT and FB change to the new level, after which the make is disable.

#### **Output Inductor Selection**

The switching frequency (on-time) and operating point (% ripple or LIR) determine the inductor value **a** follows:

$$L = \frac{T \partial_{N} \times (I_{N} - V_{OUT})}{L_{IR} \times I_{LOAD(MAX)}}$$

Where  $L_{IR}$  is the ratio of pæk-to-peak ripple current to the maximum average inductor current. Find a low-pa ss inductor having the lowest possible DC resistance that fits in the allowed dimensions. Ferrite cores are often the best choice, although powdered iron is inexpensive and can work well at 200kHz. The core must be large enough and not to saturate at the peak inductor current ( $I_{PEAK}$ ):

$$I_{PEAK} = I_{LOAD(MAX)} + \left[ \left( \frac{L_{IR}}{2} \right) \times I_{LOAD(MAX)} \right]$$

#### **Output Capacitor Selection**

The output filter capacitor must have low enough Equivalent Series Resistance (ESR) to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements. The output capacitance must also be high enough to absorb the inductor energy while transiting from full-load to no-load conditions without tripping the overvoltage fault latch.

Although Mach Response<sup>TM</sup> DRV<sup>TM</sup> dual ramp valley mode provides many advantages such as ease-of-use, minimum external component configuration, and extremely short response time, due to not employing an error amplifier in the loop, a sufficient feedback signal needs to be provided by an external circuit to reduce the jitter level. The required signal level is approximately 15mV at the comparing point. This generates  $V_{Ripple} = (V_{OUT} / 0.75) \times 15mV$  at the output node. The output ca pacitor ESR should meet this requirement.

#### **Output Capacitor Stability**

Stability is determined by the value of the ESR zero relative to the switching frequency The point of instability is given by the following equation:

$$f_{ESR} = \frac{1}{2\pi \times ESR \times C_{OUT}} \le \frac{f_{SW}}{4}$$

Do not put high value ceramic capacitors directly across the outputs without taking precautions to ensure stability.



Large ceramic capacitors can have a high-ESR zero frequency and cause erratic and un stable operation. However, it is easy to add sufficient series resistance by placing the capacitors a couple of inche downstream from the inductor and connecting VOUT or FB divider close to the inductor. There are two related but distinct ways including double-pulsing and feedback loop instability to identify the urstable operation. Double-pulsing occurs due to noise on the output or because the ESR is too low that there is not enough voltage ramp in the output voltage signal. This "fools" the error comparator into triggering a new cycle immediately after 400ns minimum off-time period has expired. Double-pulsing is more anoying than harmful, resulting in nothing worse tha increased output ripple. However, it may indicate the possible presence of loop instability, which is caused by isufficient ESR. Loop instability can result in oscillation at the output after line or loa d perturbation s that can trip the over voltage protection latch or cause the output voltage to fall below the tolera nce li mit. The e asiest method f or sta bility checking is to a pply a very zero-to-max loa d transient and carefully observe the output-voltage-riple envelope for overshoot ad ringing. It helps torsiultaneously monitor the inductor current with AC probe. Do not allow more than one ringing cycle after the inatistep-response underor over-shoot.

#### **Thermal Considerations**

For continuous operation, do not exceed absolute maximum operation junction temperature. The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissi pation can be calculated by following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

Where T  $_{J(MAX)}$  is the maximum operation junction temperature, T<sub>A</sub> is the ambient temperature and the  $\theta_{JA}$  is the junction to ambient thermal resistance.

For recommended operating conditions specification of the RT8208A/B, the maximum junction temperature of the die is 125  $\,^{\circ}$ C. The junction to a  $\,^{\circ}$ mbient thermal resistance  $\,\theta_{JA}$  is layout dependent. For WQFN-16L 3x3 packages, the thermal resistance  $\,\theta_{JA}$  is 68°C/W on the

standard JEDEC 51-7 four layers thermal test board. The maximum power dissipation at  $T_A$  = 25°C can be calculated by following formula:

$$P_{D(MAX)}$$
 = (125°C – 25°C)/(68°C/W) = 1.471W for

WQFN-16L 3x3 pækage

The maximum power dissipation depends on operating ambient te mperature f or fixed  $T_{J(MAX)}$  and thermal resistance  $\theta_{JA}$ . For RT8208A/B package, the Figure 9 of derating curve allows the designer to see the effect of rising a mbient te mperature on the maximum power allowed.




Figure 9.Derating Curve for RT8208A/B Package

#### **Layout Considerations**

Layout is very i mportant in high frequency switching converter design. If designed improperly, the PCB could radiate excessive noise and contribute to the converter instability.

For best performance of the RT8208A/B, the following guidelines should be strictly followed.


- Connect an RC low pass filter from VDDP to VDD,  $1\mu F$  and  $10\Omega$  are recommended. Place the filter capacitor close to the IC.
- Keep current limit setting network as close as possible to the IC. Routing of the network should be kept away from to high voltage switching nodes to prevent it from coupling.
- Connections from the drivers to the respective gate of the high side or the low side MOSFET should be a s short as possible to reduce stray inductance.



- All sensitive analog traces and components such a s VOUT, FB, GND, EN/DEM, PGOOD, OC, VDD, and TON should be placed away from high voltage switching nodes such a s PHASE, LGATE, UGATE, or BOOT nodes to prevent it from coupling. Use internal layer(s) as ground plane(s) and shield the feedback trace from power traces and components.
- Current sense connections must always be made using Kelvin connections to ensure an accurate signal, with the current limit resistor located at the device.
- Power sections should connect directly to ground plane(s) using multi ple vias as required for current handling (including the chip power ground connections). Power components should be placed to minimize loops and reduce losses.



### **Outline Dimension**



Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Sumbal	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	0.700 0.80	0 0.02	8	0.031	
A1	0.000 0.05	0 0.00	0	0.002	
A3	0.175 0.25	0 0.00	7	0.010	
b	0.180 0.30	0 0.00	7	0.012	
D 2.95	0	3.050	0.116	0.120	
D2	1.300 1.75	0 0.05	1	0.069	
E 2.95	0	3.050	0.116	0.120	
E2	1.300 1.75	0 0.05	1	0.069	
e 0.50		0	0.0	20	
L 0.35	0	0.450	0.014 0.01	8	

W-Type 16L QFN 3x3 Package

### **Richtek Technology Corporation**

Headquarter

5F, No. 20, Taiyuen Street, Chupei City Hsinchu, Taiwan, R.O.C.

HSITICITU, TAIWAIT, R.O.C.

Tel: (8863)5526789 Fax: (8863)552661 1

### **Richtek Technology Corporation**

Taipei Office (Marketing)

5F, No. 95, Minchiuan Road, Hsintien City

Taipei County, Taiwan, R.O.C.

Tel: (8862)86672399 Fax: (8862)86672377

Email: marketing@richtek.com

Information that is provided by Richtek Technology Corporation is believed to be a ccurate and reliable. Richtek reserves the right to make any change in circuit design, specification or other related things if necessary without notice at a ny time. No third party intellectual property inf ringement of the applications should be guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.