


## Level Shifter

### General Description

The RT8900 is an 8-Channel level shifter suitable for TFT-LCD row drivers. The RT8900 will level shift a digital input signal to an output voltage nearly equal to its output supply voltages. The RT8900 has 3 supplies : VGH1 and VGH2 are positive supplies with a voltage range from 20V to 35V and VGL is the negative supply with a voltage range from -5V to -10V. Outputs 0 to 5 are supplied from VGH1 and VGL. Outputs 6 and 7 are supplied from VGH2 and VGL. This configuration enables outputs 0 to 5 to provide slicing to the TFT-LCD row drivers to reduce flicker. VGH2 should be remained constant. The RT8900 is available in TSSOP-20 and WQFN-20L 4x4 packages.

### Ordering Information



Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.



### Features

- 0V to 6V Input Logic level Range
- -10V to 35V Output Voltage Range
- 15mA Output Continuous Current (per channel)
- 150mA Output Peak Current (per channel)
- Rise/Fall Times 9ns/10ns
- Propagation Delay 55ns
- 100kHz Input Frequency
- 15µA Ultra-low Quiescent Current
- 20-Lead TSSOP and WQFN 4x4 Packages
- RoHS Compliant and Halogen Free

### Applications


- TFT-LCD Panels

### Pin Configurations




## Marking Information

RT8900PC




RT8900PC : Product Number  
YMDNN : Date Code

RT8900ZQW




DJ : Product Code  
YMDNN : Date Code

RT8900GC



RT8900GC : Product Number  
YMDNN : Date Code

## Typical Application Circuit




\* Rated Voltage = 50V

**Functional Pin Description**

Pin Number		Pin Name	Pin Function
TSSOP-20	WQFN-20L 4x4		
1	19	GND	Ground.
2 to 9	20, 1 to 7	VIN0 to VIN7	Low-Voltage Input.
10	8	VGL	Negative Power Input for Channel 0 to 7.
11	9	VGH2	Positive Power Input for Channel 6 and 7.
12 to 19	10 to 17	VOUT7 to VOUT0	High-Voltage Output.
20	18	VGH1	Positive Power Input for Channel 0 to 5. ( $VGH1 \leq VGH2$ )
--	21 (Exposed Pad)	NC	No Internal Connection. The Exposed Pad must be soldered to a large PCB for maximum power dissipation.

**Function Block Diagram**



**Absolute Maximum Ratings** (Note 1)

- Positive Supply Voltage, VGH2 to GND ----- -0.3V to 40V
- Positive Supply Voltage, VGH1 to GND ----- -0.3V to VGH2
- Positive Supply Voltage, VGH1, VGH2 to VGL ----- -0.3V to 50V
- Negative Supply Voltage, VGL to GND ----- -40V to 0.3V
- Input Voltage Range, VIN0...VIN7 to GND ----- -0.3V to 7V
- Output Voltage Range, VOUT0...VOUT7 to GND ----- -40V to 40V
- Output Voltage Range, VOUT0...VOUT7 to VGL ----- -0.3V to 50V
- Power Dissipation, P<sub>D</sub> @ T<sub>A</sub> = 25°C
  - TSSOP-20 ----- 0.813W
  - WQFN-20L 4x4 ----- 1.852W
- Package Thermal Resistance (Note 2)
  - TSSOP-20, θ<sub>JA</sub> ----- 123°C/W
  - WQFN-20L 4x4, θ<sub>JA</sub> ----- 54W
  - WQFN-20L 4x4, θ<sub>JC</sub> ----- 7W
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Storage Temperature Range ----- -65°C to 150°C
- Junction Temperature ----- 150°C
- ESD Susceptibility (Note 3)
  - HBM (Human Body Mode) ----- 2kV
  - MM (Machine Mode) ----- 200V

**Recommended Operating Conditions** (Note 4)

- VGH1, VGH2 to VGL ----- 10.8V to 45V
- VGH1, VGH2 to GND ----- 10.8V to 35V
- VGL to GND ----- -35V to 0V
- Junction Temperature Range ----- -40°C to 125°C
- Ambient Temperature Range ----- -40°C to 85°C

**Electrical Characteristics**

(VGH1 = VGH2 = 25V to 30V, VGL = -5V to -10V, GND = 0V, T<sub>A</sub> = 25°C, unless otherwise specified.)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input High Threshold Voltage	V <sub>INxH</sub>		1.7	--	6	V
Input Low Threshold Voltage	V <sub>INxL</sub>		0	--	0.8	V
Input leakage Current	I <sub>IL</sub>	V <sub>VIN0 to 7</sub> = 0V or 5.5V	-1	--	1	μA
Output High Voltage	V <sub>OH</sub>	V <sub>VGH1</sub> = V <sub>VGH2</sub> = 27V, V <sub>VGL</sub> = -7V, I <sub>OH</sub> = -10mA	V <sub>VGH1,2</sub> - 1	--	--	V
Output Low Voltage	V <sub>OL</sub>	V <sub>VGH1</sub> = V <sub>VGH2</sub> = 27V, V <sub>VGL</sub> = -7V, I <sub>OL</sub> = 10mA	--	--	V <sub>VGL</sub> + 1	V
Output Impedance	R <sub>O</sub>	V <sub>VGH1</sub> = V <sub>VGH2</sub> = 27V, V <sub>VGL</sub> = -7V, I <sub>OH</sub> = -10mA/I <sub>OL</sub> = 10mA	--	16	--	Ω
Low to High Transition (Note 5)	t <sub>PLH</sub>	V <sub>VGH1</sub> = V <sub>VGH2</sub> = 27V, V <sub>VGL</sub> = -7V	--	47	--	ns

*To be continued*

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
High to Low Transition (Note 5)	t <sub>PHL</sub>	V <sub>VGH1</sub> = V <sub>VGH2</sub> = 27V, V <sub>VGL</sub> = -7V	--	55	--	ns
Rise Time (Note 5)	t <sub>R</sub>	V <sub>VGH1</sub> = V <sub>VGH2</sub> = 27V, V <sub>VGL</sub> = -7V	--	9	--	ns
Fall Time (Note 5)	t <sub>F</sub>	V <sub>VGH1</sub> = V <sub>VGH2</sub> = 27V, V <sub>VGL</sub> = -7V	--	10	--	ns
Maximum Operation Frequency	f <sub>O</sub>	V <sub>VGH1</sub> = V <sub>VGH2</sub> = 27V, V <sub>VGL</sub> = -7V	50	100	--	kHz
Quiescent I <sub>VGH1</sub>	I <sub>VGH1</sub>	V <sub>VIN0 to 7</sub> = 0 or 6V, No Load	--	0	--	μA
Quiescent I <sub>VGH2</sub>	I <sub>VGH2</sub>	V <sub>VIN0 to 7</sub> = 0 or 6V, No Load	--	15	--	μA
Quiescent I <sub>VGL</sub>	I <sub>VGL</sub>	V <sub>VIN0 to 7</sub> = 0 or 6V, No Load	--	0	--	μA

**Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.

**Note 2.** For WQFN-20L 4x4, θ<sub>JA</sub> is measured in natural convection at T<sub>A</sub> = 25°C on a high-effective thermal conductivity four-layer test board of JEDEC 51-7 thermal measurement standard. The measurement case position of θ<sub>JA</sub> is on the exposed pad of the package. For TSSOP-20, θ<sub>JA</sub> is measured in natural convection at T<sub>A</sub> = 25°C on a low-effective thermal conductivity single-layer test board of JEDEC 51-3 thermal measurement standard.


**Note 3.** Devices are ESD sensitive. Handling precaution is recommended.

**Note 4.** The device is not guaranteed to function outside its operating conditions.


**Note 5.** Switch characteristics are guaranteed by design; not subject to production testing.

Typical Operating Characteristics


VGH1 Supply Current vs. Frequency




VGH1 Supply Current vs. Capacitive Load




VGH2 Supply Current vs. Frequency




VGH2 Supply Current vs. Capacitive Load




VGL Supply Current vs. Frequency




VGL Supply Current vs. Capacitive Load




**Rise Time vs. Capacitive Load**




**Fall Time vs. Capacitive Load**




**t<sub>PLH</sub> Propagation Delay vs. Capacitive Load**




**t<sub>PHL</sub> Propagation Delay vs. Capacitive Load**




**VOH Output Voltage vs. Load Current**




**VOL Output Voltage vs. Load Current**



VGH1 Quiescent Current vs. Temperature



VGH2 Quiescent Current vs. Temperature






## Application information

RT8900 is an 8-channel level shifter operating at high supply and maintaining low power consumption. The device requires three supply voltages VGH1, VGH2 and VGL to supply all logic levels for outputs. VGH1 applies to the high output level for VOUT0 to VOUT6 and VGH2 is for VOUT7 to VOUT8. VGL sets the low output level for all channels. VGH2 must always be larger than or equal to VGH1. Logic input signals at VIN0 to VIN7 operate from supply voltages from 0V to 6V. Connect the unused logic input signal to high or low logic level.


RT8900 with high driving capability is ideal for TFT LCD panels. In general applications, the input signal for VIN0 to VIN7 supplied from the timing controller of TFT LCD system; the panel operates in high voltage supplied from the output signal VOUT0 to VOUT7. RT8900 translates the timing controller's signal into high-low level signal to drive the panel. Fast rising / falling time and low propagation delay makes RT8900 being suitable for driving TFT LCD panels.

## Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.000	1.200	0.039	0.047
A1	0.050	0.150	0.002	0.006
A2	0.800	1.050	0.031	0.041
b	0.190	0.300	0.007	0.012
D	6.400	6.600	0.252	0.260
e	0.650		0.026	
E	6.300	6.500	0.248	0.256
E1	4.300	4.500	0.169	0.177
L	0.450	0.750	0.018	0.030

**20-Lead TSSOP Plastic Package**



Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min	Max	Min	Max	
A	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.150	0.300	0.006	0.012	
D	3.900	4.100	0.154	0.161	
D2	Option 1	2.650	2.750	0.104	0.108
	Option 2	2.100	2.200	0.083	0.087
E	3.900	4.100	0.154	0.161	
E2	Option 1	2.650	2.750	0.104	0.108
	Option 2	2.100	2.200	0.083	0.087
e	0.500		0.020		
L	0.350	0.450	0.014	0.018	

**W-Type 20L QFN 4x4 Package**

**Richtek Technology Corporation**

Headquarter  
5F, No. 20, Taiyuen Street, Chupei City  
Hsinchu, Taiwan, R.O.C.  
Tel: (8863)5526789 Fax: (8863)5526611

**Richtek Technology Corporation**

Taipei Office (Marketing)  
5F, No. 95, Minchiuan Road, Hsintien City  
Taipei County, Taiwan, R.O.C.  
Tel: (8862)86672399 Fax: (8862)86672377  
Email: marketing@richtek.com

Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.