

15W Stereo Class-D Audio Power Amplifier

General Description

The RT9108N is a 15W per channel, high efficiency Class D stereo audio amplifier for driving Bridge Tied Load (BTL) speakers. The RT9108N can drive stereo speakers with load as low as 4Ω. Its high efficiency eliminates the need for an extra heat sink when playing music. The gain of the amplifier can be controlled by two gain select pins. The outputs are fully protected against shorts to GND, PV_{CC}, and output to output with an auto recovery feature and monitored output.

The RT9108N is available in a TSSOP-28 (Exposed Pad) package.

Ordering Information

RT9108N	□□
	Package Type
	CP : TSSOP-28 (Exposed Pad-Option 3)
	Lead Plating System
	Z : ECO (Ecological Element with Halogen Free and Pb free)

Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Features

- 8V to 25.5V Input Supply Range
- 15W/CH for an 8Ω Load, 16V Supply at 10% THD +N
- 88% Efficiency Eliminates Need for Heat Sinks
- Four Selectable or Fixed Gain Settings
- Robust Pin- to-Pin Short Circuit Protection
- Thermal Protection with Auto Recovery Option
- Surface Mount TSSOP-28 (Exposed Pad) Package
- RoHS Compliant and Halogen Free

Applications


- LCD-TV
- Monitors
- DVD Players

Marking Information


RT9108N
ZCPYMDNN
•

RT9108NZCP : Product Number
YMDNN : Date Code

Simplified Application Circuit



Pin Configurations




TSSOP-28 (Exposed Pad)

Functional Pin Description

Pin No.	Pin Name	Pin Function
1	$\overline{\text{SD}}$	Shutdown Logic Input for Audio Amp (High = outputs enabled). TTL logic levels with compliance to AVCC.
2	$\overline{\text{FAULT}}$	Open Drain Output for Short Circuit Fault Status. Short circuit faults can be set to auto recovery by connecting $\overline{\text{FAULT}}$ pin to $\overline{\text{SD}}$ pin.
3	LINP	Positive Audio Input for Left Channel. Biased at 2V.
4	LINN	Negative Audio Input for Left Channel. Biased at 2V.
5	GAIN0	Gain Select Least Significant Bit.
6	GAIN1	Gain Select Most Significant Bit.
7	AVCC	Analog Supply Input.
8, 29 (Exposed Pad)	AGND	Analog Ground. Connect to the thermal pad. The exposed pad must be soldered to a large PCB and connected to AGND for maximum power dissipation.
9	GVDD	High Side FET Gate Drive Supply. Nominal voltage is 4.6V.
10	PLIMIT	Power Limit Level Adjustment.
11	RINN	Negative Audio Input for Right Channel. Biased at 2V.
12	RINP	Positive Audio Input for Right Channel. Biased at 2V.
13, 16, 27	NC	No Internal Connection.
14	MUTE	Mute Logic Input for Audio Amp (Low = outputs enabled).
15	PVCCR	Power Supply Input for Right Channel H-Bridge. Right channel and left channel power supply inputs are connected internally.
17	BSPR	Bootstrap I/O for Right Channel, Positive High Side FET.
18	OUTPR	Class-D H-Bridge Positive Output for Right Channel.

Pin No.	Pin Name	Pin Function
19, 24	PGND	Power Ground for H-Bridges.
20	OUTNR	Class-D H-Bridge Negative Output for Right Channel.
21	BSNR	Bootstrap I/O for Right Channel, Negative High Side FET.
22	BSNL	Bootstrap I/O for Left Channel, Negative High Side FET.
23	OUTNL	Class-D H-Bridge Negative Output for Left Channel.
25	OUTPL	Class-D H-Bridge Positive Output for Left Channel.
26	BSPL	Bootstrap I/O for Left Channel, Positive High Side FET.
28	PVCCL	Power Supply Input for Left Channel H-Bridge. Right channel and left channel power supply inputs are connected internally.

Function Block Diagram



Operation

The RT9108N is a 15W (per channel) efficient Class-D audio power amplifier for driving bridged-tied stereo speakers. The RT9108N uses the three-level modulation scheme (BD model) that allows operation without the classic LC reconstruction filter when the amplifier drives is driving an inductive load. The internal close-loop modulator enables the negative error feedback, which improves the THD+N of output signal.

An adjustable power limiter is included in the modulator to protect the load speaker. The adjustable power limiter allows the user to set a "virtual" voltage rail lower than the chip supply to limit the amount of current through the speaker.

RT9108N has protection from over current conditions caused by a short circuit on the output stage. The short circuit protection fault is reported on the $\overline{\text{FAULT}}$ pin as a low state. The amplifier outputs are switched to a Hi-Z state when the short circuit protection latch is engaged. The latch can be cleared by cycling the $\overline{\text{SD}}$ pin through the low state. If automatic recovery from the short circuit protection latch is desired, connect the $\overline{\text{FAULT}}$ pin directly to the $\overline{\text{SD}}$ pin. This allows the $\overline{\text{FAULT}}$ pin function to automatically drive the $\overline{\text{SD}}$ pin low which clears the short-circuit protection latch.

The RT9108N can drive stereo speakers as low as 4 Ω . The high efficiency of the RT9108N, 88%, eliminates the need for an external heat sink when playing music.

Absolute Maximum Ratings (Note 1)

Supply Voltage, PVCCR, PVCCL, AVCC	-----	-0.3V to 28.5V
Input Voltage, $\overline{SD}$, GAIN0, GAIN1, $\overline{FAULT}$	-----	-0.3V to (AVCC + 0.3V)
Output Voltage, OUTPR, OUTPL, OUTNR, OUTNL	-----	-0.3V to (PVCCx + 0.3V)
Bootstrap Voltage, BSPR, BSPL, BSNR, BSNL	-----	-0.3V to (PVCCx + GVDD)
Other Pins	-----	-0.3V to (GVDD + 0.3V)
Power Dissipation, P_D @ $T_A = 25^\circ\text{C}$		
TSSOP-28 (Exposed pad)	-----	3.571W
Package Thermal Resistance (Note 2)		
TSSOP-28 (Exposed pad), θ_{JA}	-----	28°C/W
TSSOP-28 (Exposed pad), θ_{JC}	-----	7°C/W
Junction Temperature	-----	150°C
Lead Temperature (Soldering, 10 sec.)	-----	260°C
Storage Temperature Range	-----	-65°C to 150°C
ESD Susceptibility (Note 3)		
HBM (Human Body Model)	-----	2kV
MM (Machine Model)	-----	200V

Recommended Operating Conditions (Note 4)

Supply Voltage, PVCCR = PVCCL	-----	8V to 25.5V
Junction Temperature Range	-----	-40°C to 125°C
Ambient Temperature Range	-----	-40°C to 85°C

Electrical Characteristics

(PVCCx = 12V, $R_L = 8\Omega$, $T_A = 25^\circ\text{C}$, unless otherwise specified)

Parameter		Symbol	Test Conditions		Min	Typ	Max	Unit
$\overline{SD}$, GAIN0, GAIN1, MUTE Input Voltage	Logic-High	V _{IH}			3	--	--	V
	Logic-Low	V _{IL}			--	--	0.8	V
Low Level Output Voltage		V _{OL}	$\overline{FAULT}$, R _{PULL-UP} = 100kΩ		--	--	0.8	V
High Level Input Current		I _{IH}	$\overline{SD}$, GAIN0, GAIN1, MUTE, V _I = 3V,		--	--	50	μA
Low Level Input Current		I _{IL}	$\overline{SD}$, GAIN0, GAIN1, MUTE, V _I = 0.8V,		--	--	10	μA
Class-D Output Offset Voltage (measured differentially)		V _{OS}	V _I = 0V, Gain = 36dB		--	5	30	mV
Quiescent Supply Current		I _Q	V $\overline{SD}$ = 3V, no load		--	20	50	mA
Quiescent Supply Current in Shutdown Mode		I _{Q_SHDN}	V $\overline{SD}$ = 0.8V, no load		--	250	400	μA
Drain-Source On-State Resistance		R _{DS(ON)}	I _O = 500mA, T _J = 25°C	High Side	--	250	--	mΩ
				Low Side	--	250	--	
Gain		G	V _{GAIN1} = 0.8V	V _{GAIN0} = 0.8V	19	20	21	dB
				V _{GAIN0} = 3V	25	26	27	
			V _{GAIN1} = 3V	V _{GAIN0} = 0.8V	31	32	33	
				V _{GAIN0} = 3V	35	36	37	

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Turn-On Time	t_{ON}	$V_{SD} = 3V$	--	50	--	ms
Turn-Off Time	t_{OFF}	$V_{SD} = 0.8V$	--	2	--	ms
Gate Drive Supply	V_{GVDD}	$I_{GVDD} = 2mA$	4.2	4.6	5	V
Power Supply Ripple Rejection	PSRR	200mVPP ripple at 1kHz, Gain = 20dB, Inputs ac-coupled to AGND	--	-60	--	dB
Continuous Output Power	P_O	THD + N = 10%, $f_{IN} = 1kHz$, $PV_{CC} = 13V$	--	10	--	W
Total Harmonic Distortion + Noise	THD + N	$f_{IN} = 1kHz$, $P_O = 5W$	--	0.15	--	%
Output Integrated Noise	V_N	20Hz to 22kHz, A-weighted filter, Gain = 20dB	--	120	--	μV
			--	-80	--	dBV
Crosstalk		$V_O = 1V_{RMS}$, Gain = 20dB, $f_{IN} = 1kHz$	--	-80	--	dB
Signal-to-Noise Ratio	SNR	Maximum output at THD + N < 1%, $f_{IN} = 1kHz$, Gain = 20dB, A-weighted filter	--	95	--	dB
Oscillator Frequency	f_{OSC}		220	300	380	kHz

($PV_{CCx} = 24V$, $R_L = 8\Omega$, $T_A = 25^\circ C$, unless otherwise specified)

Parameter		Symbol	Test Conditions	Min	Typ	Max	Unit
$\overline{SD}$, GAIN0, GAIN1, MUTE Input Voltage	Logic-High	V _{IH}		3	--	--	V
	Logic-Low	V _{IL}		--	--	0.8	V
Low Level Output Voltage		V _{OL}	$\overline{FAULT}$, R _{PULL-UP} = 100kΩ	--	--	0.8	V
High Level Input Current		I _{IH}	$\overline{SD}$, GAIN0, GAIN1, MUTE, V _I = 3V,	--	--	50	μA
Low Level Input Current		I _{IL}	$\overline{SD}$, GAIN0, GAIN1, MUTE, V _I = 0.8V,	--	--	10	μA
Class-D Output Offset Voltage (measured differentially)		V _{OS}	V _I = 0V, Gain = 36dB	--	8	30	mV
Quiescent Supply Current		I _Q	V $\overline{SD}$ = 3V, No Load	--	30	50	mA
Quiescent Supply Current in Shutdown Mode		I _{Q_SHDN}	V $\overline{SD}$ = 0.8V, No Load	--	550	600	μA
Gain	G	V _{GAIN1} = 0.8V	V _{GAIN0} = 0.8V	19	20	21	dB
			V _{GAIN0} = 3V	25	26	27	
		V _{GAIN1} = 3V	V _{GAIN0} = 0.8V	31	32	33	
			V _{GAIN0} = 3V	35	36	37	
PVCC Over Voltage Lockout		OVP		--	26.5	--	V
Turn-On Time		t _{ON}	V $\overline{SD}$ = 3V	--	50	--	ms
Turn-Off Time		t _{OFF}	V $\overline{SD}$ = 0.8V	--	2	--	ms
Gate Drive Supply		V _{GVDD}	I _{GVDD} = 2mA	4.2	4.6	5	V
Power Supply Ripple Rejection		PSRR	200mVPP ripple at 1kHz, Gain = 20dB, Inputs ac-coupled to AGND	--	−60	--	dB

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Continuous Output Power	P_O	THD + N = 10%, $f_{IN} = 1\text{kHz}$, $PV_{CC} = 16\text{V}$	--	15	--	W
Total Harmonic Distortion + Noise	THD + N	$PV_{CC} = 16\text{V}$, $f_{IN} = 1\text{kHz}$, $P_O = 7.5\text{W}$ (half-powe)	--	0.15	--	%
Output Integrated Noise	V_N	20Hz to 22kHz, A-weighted filter, Gain = 20dB	--	120	--	μV
			--	-80	--	dBV
Crosstalk		$V_O = 1V_{RMS}$, Gain = 20dB, $f_{IN} = 1\text{kHz}$	--	-80	--	dB
Signal-to-Noise Ratio	SNR	Maximum output at THD + N < 1%, $f_{IN} = 1\text{kHz}$, Gain = 20dB, A-weighted filter	--	95	--	dB
Oscillator Frequency	f_{OSC}		220	300	380	kHz
Thermal Trip Point	T_{SD}		--	150	--	$^{\circ}\text{C}$
Thermal Hysteresis	ΔT_{SD}		--	15	--	$^{\circ}\text{C}$

Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2. θ_{JA} is measured at $T_A = 25^{\circ}\text{C}$ on a low effective thermal conductivity single-layer test board per JEDEC 51-3. θ_{JC} is measured at the exposed pad of the package.

Note 3. Devices are ESD sensitive. Handling precaution is recommended.

Note 4. The device is not guaranteed to function outside its operating conditions.

RT9108N

Left Side Connections:

- SD** (pin 1): Connected to a 1k resistor and a 0.22μF capacitor to ground.
- FAULT** (pin 2): Connected to a 100k resistor to PVCC and a 0.22μF capacitor to ground.
- LINP** (pin 3): Connected to the audio source through a 0.22μF capacitor.
- LINN** (pin 4): Connected to ground through a 0.22μF capacitor.
- GAIN0** (pin 5): Connected to ground through a 22k resistor.
- GAIN1** (pin 6): Connected to ground through a 220k resistor.
- AVCC** (pin 7): Connected to PVCC through a 10k resistor and a 1μF capacitor to ground.
- AGND** (pin 8): Connected to ground through a 1μF capacitor.
- GVDD** (pin 9): Connected to ground through a 1μF capacitor.
- PLIMIT** (pin 10): Connected to ground through a 0.22μF capacitor.
- RINN** (pin 11): Connected to ground through a 0.22μF capacitor.
- RINP** (pin 12): Connected to the audio source through a 0.22μF capacitor.


Right Side Connections:

- PVCCL** (pin 28): Connected to PVCC through a 100μF capacitor and a 0.1μF capacitor to ground.
- BSPL** (pin 26): Connected to a 22μH inductor and a 0.47μF capacitor to ground.
- OUTPL** (pin 24): Connected to a 22μH inductor and a 0.47μF capacitor to ground.
- PGND** (pin 23): Connected to ground through a 0.22μF capacitor.
- OUTNL** (pin 22): Connected to a 22μH inductor and a 0.47μF capacitor to ground.
- BSNL** (pin 21): Connected to a 22μH inductor and a 0.47μF capacitor to ground.
- BSNR** (pin 20): Connected to a 22μH inductor and a 0.47μF capacitor to ground.
- OUTNR** (pin 19): Connected to a 22μH inductor and a 0.47μF capacitor to ground.
- PGND** (pin 18): Connected to ground through a 0.22μF capacitor.
- OUTPR** (pin 17): Connected to a 22μH inductor and a 0.47μF capacitor to ground.
- BSPR** (pin 16): Connected to a 22μH inductor and a 0.47μF capacitor to ground.
- PVCCR** (pin 15): Connected to PVCC through a 100μF capacitor and a 0.1μF capacitor to ground.
- MUTE** (pin 14): Connected to a MUTE control signal.


8

Typical Operating Characteristics


Efficiency vs. Output Power




Efficiency vs. Output Power




THD+N vs. Output Power




THD+N vs. Output Power




THD+N vs. Frequency




THD+N vs. Frequency



Crosstalk vs. Frequency



Output Power vs. Supply Voltage



Application Information

Amplifier Gain Setting

The gain of the RT9108N amplifier can be set by two input terminals, GAIN0 and GAIN1, shown as Table 1.

The gain setting is realized by changing the taps on the input resistors and feedback resistors inside the amplifier. This causes the input impedance (Z_i) to be dependent on the gain setting. The actual gain settings are controlled by the ratios of the resistors, so the gain variation from part-to-part is small. However, the input impedance from part-to-part at the same gain may shift by $\pm 20\%$ due to shifts in the actual resistance of the input resistors.

Table 1. Gain Setting

GAIN1	GAIN0	Amplifier GAIN (dB)	Input Impedance (k Ω)
		Typ	Typ
0	0	20	100
0	1	26	50
1	0	32	25
1	1	36	12.5

SD Operation

The RT9108N employs a shutdown mode operation designed to reduce supply current (I_{CC}) to the absolute minimum level for power saving. The $\overline{SD}$ input terminal should be held high (see specification table for trip point) in normal operation. Pulling $\overline{SD}$ low causes the outputs to mute and the amplifier to enter a low current state. Leaving $\overline{SD}$ floating will cause the amplifier operation to be unpredictable. Never leave $\overline{SD}$ pin unconnected!

For the best power-off pop performance, turn off the amplifier in the shutdown mode prior to removing the power supply voltage.

GVDD Supply

The GVDD is used to supply the Gate Drivers for the output full bridge transistors. Connect a $1\mu\text{F}$ capacitor from this pin to ground for good bypass. The typical GVDD output voltage is 4.6V.

Power Limit

The output power limit is programmable by the PLIMIT pin voltage level. Table 2 and Table 3 show the Width-Factor and maximum output power with different PLIMIT voltages. The voltage setting at PLIMIT pin can be achieved by using a resistive divider between GVDD pin and AGND pin or using an external reference voltage. It's recommended to add a $1\mu\text{F}$ capacitor from the PLIMIT to AGND for noise reduction. The output power can be estimated by the following equation.

$$\text{Output Power} = \frac{PV_{CC}^2}{R_L \times 1.35} \times (\text{Width_Factor})$$

Table 2. PLIMIT Voltage and Width-Factor

PLIMIT Voltage (V)	Width_Factor
4.6 (GVDD)	1
2.8 to 2.9	0.765
2.4 to 2.5	0.578
2.1 to 2.2	0.41
1.6 to 1.7	0.265
1.3 to 1.4	0.149

Table 3. Typical PLIMIT Operation at 24V Power Supply

PV _{CC} = 24V, V _{IN} = 1.5V _{RMS} , R _L = 8Ω	Gain = 20dB	Gain = 26dB	Gain = 32dB	Gain = 36dB
PLIMIT Voltage (V)	Output Power (W)	Output Power (W)	Output Power (W)	Output Power (W)
4.6 (GVDD)	26.4	(Thermal Limited)	(Thermal Limited)	(Thermal Limited)
2.8 to 2.9	24.6	(Thermal Limited)	(Thermal Limited)	(Thermal Limited)
2.4 to 2.5	20.8	26.3	28.1 (Thermal Limited)	(Thermal Limited)
2.1 to 2.2	16.1	19.2	20.3	21.1
1.6 to 1.7	11.2	12.8	13.5	13.8
1.3 to 1.4	6.9	7.52	7.78	7.85

Short Circuit Protection and Automatic Recovery

The RT9108N has protection from over current conditions caused by a short circuit on the output stage. The short circuit protection fault is reported on the $\overline{\text{FAULT}}$ pin as a low state. The amplifier outputs are switched to a Hi-Z state when the short circuit protection latch is engaged. The latch can be cleared by cycling the $\overline{\text{SD}}$ pin through the low state.

If automatic recovery from the short circuit protection latch is desired, connect the $\overline{\text{FAULT}}$ pin directly to the $\overline{\text{SD}}$ pin. This allows the $\overline{\text{FAULT}}$ pin function to automatically drive the $\overline{\text{SD}}$ pin low which clears the short-circuit protection latch.

Thermal Protection

Thermal protection on the RT9108N prevents damage to the device when the internal die temperature exceeds 150°C. There is a $\pm 15^\circ\text{C}$ tolerance on this trip point from device to device. Once the die temperature exceeds the thermal set point, the device enters into the shutdown state and the outputs are disabled. This is not a latched fault. The thermal fault is cleared once the temperature of the die is reduced by 15°C. The device begins normal operation at this point with no external system interaction.

Thermal protection faults are NOT reported on the $\overline{\text{FAULT}}$ terminal.

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

$$P_{D(\text{MAX})} = (T_{J(\text{MAX})} - T_A) / \theta_{JA}$$

where $T_{J(\text{MAX})}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C and T_A is the ambient temperature. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For TSSOP-28 (Exposed Pad) packages, the thermal resistance, θ_{JA} , is 28°C/W on a standard JEDEC 51-3 single-layer thermal test board. The maximum power dissipation at $T_A = 25^\circ\text{C}$ can be calculated by the following formula :

$$P_{D(\text{MAX})} = (125^\circ\text{C} - 25^\circ\text{C}) / (28^\circ\text{C/W}) = 3.571\text{W for TSSOP-28 (Exposed Pad) package}$$

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(\text{MAX})}$ and thermal resistance, θ_{JA} . The derating curve in Figure 3 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 3. Derating Curve of Maximum Power Dissipation

Layout Considerations

For the best performance of the RT9108N, the below PCB Layout guidelines must be strictly followed.

- ▶ Place the decoupling capacitors as close as possible to the AVCC, PVCC, PVCCR and GND pins. For achieving a good quality, consider adding a small, good performance low ESR ceramic capacitor between 220pF and 1000pF and a larger mid-frequency capacitor between 0.1μF and 1μF to the PVCC pins of the chip. Do not trace out the NC pins (Pin13, 16 and Pin27) to avoid the pin short issue.
- ▶ Keep the differential output traces as wide and short as possible.
- ▶ The traces of (LINP & LINN, RINP & RINN) and (OUTPL & OUTNL, OUTPR & OUTNR) should be kept equal width and length respectively.
- ▶ The thermal pad must be soldered to the PCB for proper thermal performance and optimal reliability. The dimensions of the thermal pad and thermal land should be larger for application. The vias should connect to a solid copper plane, either on an internal layer or on the bottom layer of the PCB.





Figure 4. PCB Layout Guide

Outline Dimension



Symbol		Dimensions In Millimeters		Dimensions In Inches	
		Min	Max	Min	Max
A		1.000	1.200	0.039	0.047
A1		0.000	0.150	0.000	0.006
A2		0.800	1.050	0.031	0.041
b		0.190	0.300	0.007	0.012
D		9.600	9.800	0.378	0.386
e		0.650		0.026	
E		6.300	6.500	0.248	0.256
E1		4.300	4.500	0.169	0.177
L		0.450	0.750	0.018	0.030
Option 1	U	4.410	5.510	0.174	0.217
	V	2.400	3.000	0.094	0.118
Option 2	U	5.500	6.170	0.217	0.243
	V	1.600	2.210	0.063	0.087
Option 3	U	5.800	6.200	0.228	0.244
	V	2.600	3.000	0.102	0.118

28-Lead TSSOP (Exposed Pad) Plastic Package

Richtek Technology Corporation

5F, No. 20, Taiyuen Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.