## **Cost-Effective, 2A Sink/Source Bus Termination Regulator**

### **General Description**

The RT9173C is a simple, cost-effective and high-speed linear regulator designed to generate termination voltage in double data rate (DDR) memory system to comply with the JEDEC SSTL\_2 a nd SSTL\_18 or other spe cific interfaces such as HSTL, SCSI-2 and SCSI-3 etc. device requirements. The regulator is capable of actively sinking or sourcing up to 2Awhile regulating an output voltage to within 40mV. The output termination voltage cab be tightly regulated to track  $1/2V_{DDQ}$  by two external voltage divider resistors or the deired output voltage on abe pro-grammed by externally forcing the REFEN pin voltage.

The RT9173C also incorporates a high-speed differential amplifier to provide ultra-fat response in line/loal transient. Other features include extremely low initial offset voltage, excellent load regulation, current limiting in bi-directions and on-chip thermal shut-down protection.

The RT9173C are available in the SOP-8 (Exposed Pad) surface mount pækages.

## **Ordering Information**

RT9173C

Package Type SP : SOP-8 (Exposed Pad-Option 1) Lead Plating System P : Pb Free G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-ST D-020.
- Suitable for use in SnPb or Pb-free soldering processes.

### Features


- Ideal for DDR-I, DDR-II and DDR-III VT Applications
- Sink and Source 2A Continuous Current
- Integrated Power MOSFETs
- Generates Termination Voltage for SSTL\_2, SSTL\_18, HSTL, SCSI-2 and SCSI-3 Interfaces
- High Accuracy Output Voltage at Full-Load
- Output Adjustment by Two External Resistors
- Low External Component Count
- Shutdown for Suspend to RAM (STR) Functionality with High-Impedance Output
- Current Limiting Protection
- On-Chip Thermal Protection
- Available in SOP-8 (Exposed Pad) Packages
- VIN and VCNTL No Power Sequence Issue
- RoHS Compliant and 100% Lead (Pb)-Free

### **Applications**

- Desktop PCs, Notebooks, and Workstations
- Graphics Card MemoryTermination
- Set Top Boxes, Digital TVs, Printers
- Embedded Systems
- Active Termination Buses
- DDR-I, DDR-II and DDR-III Memory Systems

## **Pin Configurations**


(TOP VIEW)



SOP-8 (Exposed Pad)



## **Typical Application Circuit**



 $\begin{aligned} R_1 &= R_2 = 100 k\Omega, \ R_{TT} = 50\Omega \ / \ 33\Omega \ / \ 25\Omega \\ C_{OUT(MIN)} &= 10 \mu F \ (Ceramic) + 1000 \mu F \ under \ the \ worst \ case \ testing \ condition \\ C_{SS} &= 1 \mu F, \ C_{IN} = 470 \mu F \ (Low \ ESR), \ C_{CNTL} = 47 \mu F \end{aligned}$ 

## **Functional Pin Description**

### VIN (Pin 1)

Input voltage which supplies current to the output pin. Connect this pin to a well-decoupled supply voltage o prevent the input rail from dropping during large load transient, a large, low ESR capacitor is recommended to use. The capacitor should be placed as close as possible to the VIN pin.

### GND [Pin 2, Exposed pad (9)]

Common Ground (Exposed pad is connected to GND). The GNDpad area should be as large as possible and using many vias to conduct the heat into the buriedGND plate of PCB layer

### VCNTL (Pin 6)

VCNTL supplies the internal control circuitry and provides the drive voltage. The driving capability of output current is proportioned to the VCNTL. Connect this pin to 3.3V bias supply to handle large output current with at le ast  $10\mu$ F capacitor from this pin toGND.

### **REFEN (Pin 3)**

Reference voltage input and active low shutdown control pin. Two resistors dividing down the VIN voltage on the pin to create the regulated output voltage. Pulling the pin to ground turns off the device by an open-drain, such as 2N7002, signal N-Channel MOSFET.


### VOUT (Pin 4)

Regulator output. VOUT is regulated to REFENvoltage that is used to terminate the bus resistors. It is capable of sinking and sourcing current while regulating the output railTo maintain adequate large signal transient response, typical value of  $1000\mu$ F AL electrolytic capacitor with  $10\mu$ F ceramic capacitors are recommended to reduce the effects of current transients on VOUT.


### NC (Pin 5, 7, 8)


No Internal Connect.

## **Function Block Diagram**



### **Test Circuit**







## Absolute Maximum Ratings (Note 1)

<ul> <li>Input Voltage, V<sub>IN</sub></li></ul>	
• Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
SOP-8 (Exposed Pad)	1.33W
Package Thermal Resistance (Note 2)	
SOP-8 (Exposed Pad), θ <sub>JA</sub>	
SOP-8 (Exposed Pad), $\theta_{JC}$	28°C/W
Junction Temperature	125°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	–65°C to 150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Mode)	2kV
MM (Machine Mode)	200V

## Recommended Operating Condition s (Note 4)

Input Voltage, V <sub>IN</sub>	2.5V to 1.5V $\pm$ 3%
Control Voltage, V <sub>CNTL</sub>	5V or 3.3V $\pm$ 5%
Ambient Temperature Range	–40°C to 85°C
Junction Temperature Range	–40°C to 125°C

## **Electrical Characteristics**


 $(V_{\text{IN}} = 2.5 \text{V}/1.8 \text{V}/1.5 \text{V}, V_{\text{CNTL}} = 3.3 \text{V}, V_{\text{REFEN}} = 1.25 \text{V}/0.9 \text{V}/0.75 \text{V}, C_{\text{OUT}} = 10 \mu \text{F} \text{ (Ceramic)}, T_{\text{A}} = 25^{\circ} \text{C}, \text{ unless otherwise specified})$ 


Parameter S	ymbol	Test Conditions	Min	Тур	Мах	Unit		
Input								
V <sub>CNTL</sub> Operation Current	I <sub>CNTL</sub>	I <sub>OUT</sub> = 0A		1	2.5	mA		
Standby Current (Note 7)	I <sub>STBY</sub>	$V_{REFEN} < 0.2V$ (Shutdown), R <sub>LOAD</sub> = 180 $\Omega$	50	)	90	μA		
Output (DDR / DDR II / DDR III)								
Output Offset Voltage (Note 5)	Vos	I <sub>OUT</sub> = 0A	-20 -	-	+20	mV		
Load Regulation (Note 6)	$\Delta V_{LOAD}$	I <sub>OUT</sub> = 2A	-20 -		+20	mV		
		I <sub>OUT</sub> = -2A						
Protection								
Current limit	I <sub>LIM</sub>		2.2			А		
Thermal Shutdown Temperature	T <sub>SD</sub> 3.3∨	$\leq V_{CNTL} \leq 5V$	125	170		°C		
Thermal Shutdown Hysteresis	$\Delta T_{SD} 3.3$	$V \leq V_{CNTL} \leq 5V$		35		°C		
REFEN Shutdown								
Shutdown Threshold	V <sub>IH</sub> E	nable	0.6			V		
	V <sub>IL</sub> S	hutdown			0.2	V		


- **Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at the se or a ny other condition s beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may re main possibility to af fect device reli ability.
- **Note 2.**  $\theta_{JA}$  is measured in the n atural convection at  $T_A = 25 \,^{\circ}$ C on a high ef fective thermal conductivity te st board (4 Layers, 2S2P) of JEDEC 51-7 thermal measurement standard. The case point of  $\theta_{JC}$  is on the expose pad for SOP-8 (Exposed Pad) package.
- Note 3. Devices are ESD sensitive. Handling precaution recommended.
- **Note 4.** The device is not guara nteed to function outside its operating condition s.
- Note 5.  $V_{OS}$  offset is the voltage me asurement defined as  $V_{OUT}$  subtracted from  $V_{REFEN}$ .
- **Note 6.** Regulation is me asured at con stant junction te mperature by using a 5ms current pulse. Devices are te sted for load regulation in the loa d range from 0A to 2A.
- Note 7. Standby current is the input current drawn by a regulator when the output voltage is disa bled by a shutdown sign al on REFEN pin ( $V_{IL} < 0.2V$ ). It is measured with  $V_{IN} = V_{CNTL} = 5V$ .





## **Typical Operating Characteristics**














Shutdown Threshold vs. Temperature



Vcntl Current vs. Temperature




6



Time (250 µs/Div)


Time (250 μs/Div)





Time (250µs/Div)


**Output Short-Circuit Protection** 




Time (250µs/Div)



Source




Time (1ms/Div)



(V) Inological field of the second state of


VIN = 1.5V, VCNTL = 3.3V

12



DS9173C-13 April 2011







## **Application Information**


# Consideration while designs the resistance of voltage divider

Make sure the sinking current cpability of pull-downNMOS if the lower resistance was chosen so that the voltage on  $V_{\text{REFEN}}$  is below 0.2V.

In addition, the capacitor and voltage divider form the lowpass filter. There are two reasons doing this design; one is for output voltage soft-start while a nother is f or noise immunity.

# How to reduce power dissipation on Notebook PC or the dual channel DDR SDRAM application?

In notebook application, using RichTek's Patent "Distributed Bus Terminator Topology" with choosing RichTek's product is encouraged.



### **General Regulator**


The RT9173C could also serve s as a general linear regulator. The RT9173C accepts an external reference voltage at REFEND and provides output voltage regulated to this reference voltage as shown in Figure 3, where

#### $V_{OUT} = V_{EXT} \times R2/(R1+R2)$


For sourcing 2A output applications, the RT9173C could works with low-ESR ceranic capacitors as a general linear regulator. It offers significant cost and space savings for power a pplications, espe cially for hand-held wireless devices and notebooks application. The recommended input and output capacitors must be 10µF or greater X7R/ X5R ceramic capacitors. The input and output capacitors should be located as close as possible to the IC.

It's not recommended for sinking application while using ceramic capacitors. When the sinking function is used with ceramic capacitors, the system may be un stable. If the current sinking function is nece ssary for this regulator, please refer to the RT9173C Typical Application Circuit **a** shown on page 2 for component selection.

As other linear regulatodropout voltage ad thermal issue should be specially considered. Figure 4 and 5 show the  $R_{DS(ON)}$  over-temperature of RT9173C in PSOP-8 (Exced Pad) package. The minimum dropout voltage could be obtained by the product of  $\mathbb{R}_{S(ON)}$  and output current. For thermal consideration, please refer to the relative section



#### R<sub>DS(ON)</sub> vs. Temperature





### Input Capacitor and Layout Consideration

Place the input bypass capacitor as close as possible to the RT9173C. A low ESR capacitor larger than 470uF is recommended for the input capacitor. Use short and wide traces to minimize parasitic resistance and inductance. Inappropriate layout may result in large partiac inductance and cause undesired oscillation between RT9173C and the preceding power converter

### **Thermal Consideration**

RT9173C regulators have internal thermal limiting circuitry designed to protect the device during overload conditions. <sup>Junction</sup> For continued operation, do not exceed maximum operation junction temperature 125 °C. The power dissipation definition in device is:

 $\mathsf{P}_\mathsf{D} = (\mathsf{V}_\mathsf{IN} - \mathsf{V}_\mathsf{OUT}) \times \mathsf{I}_\mathsf{OUT} + \mathsf{V}_\mathsf{IN} \times \mathsf{I}_\mathsf{Q}$ 


The maximum power dissipation depends on the thermal resistance of IC pa ckage, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula:

### $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = \left(\mathsf{T}_{\mathsf{J}(\mathsf{MAX})}\,\text{-}\,\mathsf{T}_{\mathsf{A}}\,\right)\,\boldsymbol{\mathcal{B}}_{\mathsf{J}\mathsf{A}}$

Where T  $_{J(MAX)}$  is the maximum operation junction temperature 125°C, T<sub>A</sub> is the ambient temperature **a**d the  $\theta_{JA}$  is the junction to a mbient thermal re sistance. The junction to a mbient thermal re sistance ( $\theta_{JA}$  is layout dependent) for SOP-8 package (Exposed Pad) is 75°C/W on standard JEDEC 51-7 (4 layers, 2S2P) thermal test board. The maximum power dissipation at  $T_A = 25^{\circ}C$  can be calculated by following formula:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / 75^{\circ}C/W = 1.33W$ 

Figure 6 show the package sectional drawing of SOP-8 (Exposed Pa d). Every pa ckage has several thermal dissipation paths. As show in Figure 7, the thermal resistance equivalent circuit of SOP-8 (Exposed Ba The path 2 is the main path due to these materials thermal conductivity. We define the exposed pad is the case point of the path 2.



### Figure 6. SOP-8 (Exposed Pad) Package Sectional Drawing




Figure 7. Thermal Resistance Equivalent Circuit

The thermal resistance  $\theta_{JA}$  of SOP-8 (Exposed Pa d) is determined by the package design and the PCB design. However, the package design has been decided. If possible, it's useful to increase thermal performance by the PCB design. The thermal re sistance can be de creased by adding copper under the expose path of SOP-8 package.

About PCB layout, the Figure 8 show the relation between thermal resistance  $\theta_{JA}$  and copper are a on a standard JEDEC 51-7 (4 layers, 2S2P) thermal test board at  $T_A = 25^{\circ}$ C.We have to consider the copper couldn't stretch

# RT9173C

RICHTEK

infinitely and avoid the tin overflow We use the "dog-bone" copper patterns on the top layer as Figure 9.

As shown in Figure 10, the **a**nount of copper area to which the SOP-8 (Exposed Pad) is mounted affects thermal performance. When mounted to the standard SOP-8 (Exposed Pad) pad of 2 oz. copper (Figure 10.a),  $\theta_{JA}$  is 75°C/W. Adding copper area of pad under the SOP-8 (Exposed Pad) (Figure 10.b) reduces the  $\theta_{JA}$  to 64°C/W. Even further, increasing the copper area of pad to 70mm<sup>2</sup> (Figure 10.e) reduces the  $\theta_{JA}$  to 49°C/W.




Figure 8




Figure 9.Dog-Bone layout




Figure 10 (a). Minimum Footprint, $\theta_{JA}$  = 75°C/W




Figure 10 (b). Copper Area =  $10 \text{ mm}^2$ ,  $\theta_{\text{JA}} = 64^{\circ}\text{C/W}$ 




Figure 10 (c). CopperArea =  $30 \text{mm}^2$ ,  $\theta_{\text{JA}} = 54^{\circ}\text{C/W}$ 




Figure 10 (d). CopperArea =  $50 \text{ mm}^2$ ,  $\theta_{\text{JA}} = 51^{\circ}\text{C/W}$ 





Figure 10 (e). CopperArea = 70mm<sup>2</sup>,  $\theta_{JA}$  = 49°C/W

Figure 10. Thermal Resistance vs. Different Cooper Area Layout Design



## **Outline Information**



Symbol		<b>Dimensions In Millimeters</b>		<b>Dimensions In Inches</b>		
		Min Ma	x	Min	Мах	
A 4.		801	5.004	0.189	0.197	
В		3.810 4.	B.810 4. 000 0.1		0.157	
С		1.346 1.	753	0.053	0.069	
D		0.330 0.	510	510 0.013 0		
F		1.194 1.	346	0.047	0.053	
Н		0.170 0.	254	0.007	0.010	
I		0.000 0.	152	0.000	0.006	
J		5.791 6.	200	0.228	0.244	
М		0.406 1.	270	0.016	0.050	
Option 1	Х	2.000 2.	300	0.079	0.091	
	Y	2.000 2.	300	0.079	0.091	
Option 2	Х	2.100 2.	500	0.083	0.098	
	Y	3.000	3.500 0.	118	0.138	

8-Lead SOP (Exposed Pad) Plastic Package

### **Richtek Technology Corporation**

### Richtek Technology Corporation

Headquarter 5F, No. 20, Taiyuen Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789 Fax: (8863)552661 1 Taipei Office (Marketing) 5F, No. 95, Minchiuan Road, Hsintien City Taipei County, Taiwan, R.O.C. Tel: (8862)86672399 Fax: (8862)86672377 Email: marketing@richtek.com

Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit design, specification or other related things if ne cessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.