

## 8A Single Cell Smart Cap Divider and Direct Charge Charger with 8-Channel ADC, USB BC 1.2 Detection

### General Description

The RT9756A is a high efficiency and high charge current charger. The efficiency is up to 98.2% when  $V_{BAT} = 4V$ ,  $I_{BAT} = 2A$  and the maximum charge current is up to 8A in DIV2 mode. The efficiency is up to 99.1% when  $V_{BAT} = 4V$ ,  $I_{BAT} = 1A$  and the maximum charger current is up to 5A in bypass mode. The device integrates smart cap divider topology, direct charging mode, external overvoltage protection control, an input reverse blocking NFET and 2-way regulation, a dual-phase charge pump core, 14-way protection, 9-way system alarm, 8-Channel high speed analog-to-digital converter and USB BC 1.2 detection. The high speed analog-to-digital converter provides input and output voltage, current and temperature information for the host. The host can monitor the information by I<sup>2</sup>C serial interface.

The recommended junction temperature range is  $-40^{\circ}C$  to  $125^{\circ}C$ , and the ambient temperature range is  $-40^{\circ}C$  to  $85^{\circ}C$ .


### Applications

- Smart Phones
- Tablet

### Features


- Integrates Cap Divider Mode (DIV2 Mode) and Direct Charging Mode (Bypass Mode)
- Supports BC1.2
- External OVPMOS Control and Regulation
  - ▶ High Absolute Maximum Rating of 37V
  - ▶ Fast Reaction Time 100ns and Fast Turn Off Time 100ns
  - ▶ VBAT Voltage Regulation (VBAT REG)
  - ▶ IBAT Current Regulation (IBAT REG)
- Dual-Phase Charge Pump Core
  - ▶ 8A Output Current Capability
  - ▶ Efficiency Up to 98.2% when  $V_{BAT} = 4V$ ,  $I_{BAT} = 2A$  (DIV2 Mode)
  - ▶ Efficiency Up to 99.1% when  $V_{BAT} = 4V$ ,  $I_{BAT} = 1A$  (Bypass Mode)
  - ▶ 100kHz to 1000kHz Variable Switching Frequency Stay Out of Audio Band
  - ▶ Spread Spectrum Technology for EMI Reduction

### Simplified Application Circuit



- **8-Channel 12-bit ADC**
  - ▶ High Speed Data Rate for 128 Times Average Per Channel
  - ▶ VBUS, IBUS, VOUT, VBAT, IBAT, TDIE, DP, DM 8-Channel for Voltage/Current/Temperature Measurement
- **Input Reverse Blocking NFET**
  - ▶ Block the Reverse Current
- **3-Error Charge Pump Switch Protection**
  - ▶ VBUS Voltage Too High Error Protection before Switch (VBUS\_HIGH\_ERR)
  - ▶ VBUS Voltage Too Low Error Protection before Switch (VBUS\_LOW\_ERR)
  - ▶ CFLY Short Error Protection Before Switch (CFLY\_DIAG)
- **11-Way System Protection**
  - ▶ VAC Overvoltage Protection (VAC\_OVP)
  - ▶ VBUS Overvoltage Protection (VBUS\_OVP)
  - ▶ IBUS Overcurrent Protection (IBUS\_OCP)
  - ▶ Higher IBUS Overcurrent Protection (IBUS\_OCP\_H)
  - ▶ IBUS Undercurrent Protection (IBUS\_UCP)
  - ▶ VOUT Overvoltage Protection (VOUT\_OVP)
  - ▶ VBAT Overvoltage Protection (VBAT\_OVP)
  - ▶ IBAT Overcurrent Protection (IBAT\_OCP)
  - ▶ Dropout Overvoltage Protection (VDR\_OVP)
  - ▶ TS Over-Temperature Protection (TS\_OTP)
  - ▶ Junction Over-Temperature Protection (TDIE\_OTP)
- **9-Way System Alarm**
  - ▶ VBUS Overvoltage Alarm (VBUS\_OVP\_ALM)
  - ▶ IBUS Overcurrent Alarm (IBUS\_OCP\_ALM)
  - ▶ IBUS Undercurrent Alarm (IBUS\_UCP-ALM)
  - ▶ VBAT Overvoltage Alarm (VBAT\_OVP\_ALM)
  - ▶ IBAT Overcurrent Alarm (IBAT\_OCP\_ALM)
  - ▶ IBAT Undercurrent Alarm (IBAT\_UCP-ALM)
  - ▶ TDIE Over-Temperature Alarm (TDIE\_OTP\_ALM)
  - ▶ DP Overvoltage Alarm (DP\_OV\_ALM)
  - ▶ DM Overvoltage Alarm (DM\_OV\_ALM)


## Ordering Information



Note:

Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.


## Marking Information



31: Product Code  
 XXYY: Wafer ID with Check Sum  
 CCC-RRR: IC Coordinate (X, Y)  
 YMDNN: Date Code

## Pin Configuration

(TOP VIEW)




WL-CSP-36B 2.8x2.8 (BSC)

**Functional Pin Description**

| Pin No.        | Pin Name        | I/O | Pin Function   |
|----------------|-----------------|-----|--|
| A1             | VAC             | AI  | Input voltage sense pin. Connect to VBUS if the external N-FET is not used.  |
| A2, A3, A4, A5 | VBUS            | P   | These pins are the input power supply and must be connected together on the PCB. One 2.2 $\mu$ F capacitor must be connected from VBUS to GND and placed close to these pins.  |
| A6             | OVPGATE         | AO  | External N-FET control pin, connect to the gate of the external N-FET.   |
| B1             | BST1            | P   | The high-side MOSFET driver positive supply. One 0.1 $\mu$ F capacitor must be connected from BST1 to CFH1 and placed as close as possible to the device.  |
| B2, B5         | PMID            | P   | Connected to the drain of the reverse blocking NFET. One 10 $\mu$ F capacitor must be connected from PMID to GND and placed as close as possible to the device.  |
| B3             | DP_SYNCOUT      | AIO | Positive line of the USB data line pair. DP/DM based USB host/charging port detection. In the parallel configuration, connect this pin to BATN/SRP_SYNCIN pin of the slave.  |
| B4             | DM_TS           | AIO | Negative line of the USB data line pair. DP/DM based USB host/charging port detection. This pin has another function as a temperature sensing input. Requires external NTC thermistor, resistor divider and voltage reference.   |
| B6             | BST2            | P   | The high-side MOSFET driver positive supply. One 0.1 $\mu$ F capacitor must be connected from BST2 to CFH2 and placed as close as possible to the device.  |
| C1, C2         | CFH1            | P   | Flying capacitor positive node. Three 22 $\mu$ F capacitors must be connected from CFL1 to CFH1 and placed as close as possible to the device. These pins must be connected together on the PCB.   |
| C3             | SDA             | DIO | I <sup>2</sup> C serial data line. Connect to pull-up voltage via 10k $\Omega$ pull-up resistor.   |
| C4             | SCL             | DI  | I <sup>2</sup> C serial clock line. Connect to pull-up voltage via 10k $\Omega$ pull-up resistor.  |
| C5, C6         | CFH2            | P   | Flying capacitor positive node. Three 22 $\mu$ F capacitors must be connected from CFL2 to CFH2 and placed as close as possible to the device. These pins must be connected together on the PCB.   |
| D1, D2, D5, D6 | VOUT            | P   | Power supply. Connect to positive terminal of the battery pack. These pins must be connected together on the PCB. Two 10 $\mu$ F capacitors must be connected from VOUT to GND and placed as close as possible to the device.  |
| D3             | BATN/SRP_SYNCIN | AI  | Negative input for battery voltage sensing and positive input for battery current sensing. Place a 5m $\Omega$ or 2m $\Omega$ resistor between BATN/SRP_SYNCIN and SRN_ADDR. Connect a 100 $\Omega$ resistor in series with negative terminal of battery pack if battery current sensing is not used. In parallel configuration, connect this pin to DP_SYNCOUT pin of master. |

| Pin No.        | Pin Name | I/O | Pin Function  |
|----------------|----------|-----|---|
| D4             | SRN_ADDR | AI  | Negative input for battery current sensing. Place 5mΩ or 2mΩ resistor between SRN_ADDR and BATN/SRP_SYNCIN. Connect SRN_ADDR to GND to set slave address = 0x6F, or float SRN_ADDR to set slave address = 0x6E. To set slave address = 0x6E, the parasitic capacitance of the SRN_ADDR pin must be less than 100pF. |
| E1, E2         | CFL1     | P   | Flying capacitor negative node. Three 22μF capacitors must be connected from CFL1 to CFH1 and placed as close as possible to the device. These pins must be connected together on the PCB.  |
| E3             | BATP     | AI  | Positive input for battery voltage sensing. Connect a 100Ω resistor in series with positive terminal of battery pack.   |
| E4             | INT      | DO  | Open drain interrupt output. Connect to pull-up voltage via 10kΩ pull-up resistor. Normally high, when event happen, INT pin sends a 256μs low pulse to the system.   |
| E5, E6         | CFL2     | P   | Flying capacitor negative node. Three 22μF capacitors must be connected from CFL2 to CFH2 and placed as close as possible to the device. These pins must be connected together on the PCB.  |
| F1, F2, F5, F6 | GND      | P   | Power ground.   |
| F3             | AGND     | AI  | Analog ground.  |
| F4             | REGN     | AO  | Internal LDO output. This pin is the internal power supply VDDA. One 4.7μF capacitor must be connected from REGN to AGND and placed as close as possible to the device. Do not use this pin for other function.   |

Functional Block Diagram



**Absolute Maximum Ratings** (Note 1)

- Supply Pin Voltage, VAC ----- -0.3V to 37V
- Supply Pin Voltage, VBUS ----- -0.3V to 22V
- Supply Pin Voltage, VOUT ----- -0.3V to 6V
- Control Pin Voltage, OVPGATE (Note 2) ----- -0.3V to 37V
- Terminal Pin Voltage, OVPGATE to VBUS ----- -22V to 14V
- Terminal Pin Voltage, PMID ----- -0.3V to 14V
- Terminal Pin Voltage, DP\_SYNCOUT, DM\_TS ----- -0.3V to 6V
- Terminal Pin Voltage, BST1, BST2 ----- -0.3V to 18V
- Terminal Pin Voltage, BST1 to CFH1, BST2 to CFH2 ----- -0.3V to 14V
- Terminal Pin Voltage, CFH1, CFH2 ----- -0.3V to 12V
- Terminal Pin Voltage, CFL1, CFL2 ----- -0.3V to 6V
- Terminal Pin Voltage, PMID to CFH1, PMID to CFH2 ----- -0.3V to 6V
- Terminal Pin Voltage, CFH1 to VOUT, CFH2 to VOUT ----- -0.3V to 6V
- Terminal Pin Voltage, CFH1 to CFL1, CFH2 to CFL2 ----- -0.3V to 6V
- Terminal Pin Voltage, VOUT to CFL1, VOUT to CFL2 ----- -0.3V to 6V
- Terminal Pin Voltage,  $\overline{\text{INT}}$ , SDA, SCL, REGN ----- -0.3V to 6V
- Terminal Pin Voltage, BATP, BATN/SRP\_SYNCIN ----- -0.3V to 6V
- Terminal Pin Voltage, SRN\_ADDR ----- -0.3V to 6V
- Terminal Pin Voltage, BATN/SRP\_SYNCIN to SRN\_ADDR ----- -0.5V to 0.5V
- Terminal Pin Voltage, GND to AGND ----- -0.5V to 0.5V
- Terminal Pin Current,  $\overline{\text{INT}}$  ----- 0mA to 6mA
- Power Dissipation,  $P_D$  @  $T_A = 25^\circ\text{C}$   
 WL-CSP-36B 2.8x2.8 (BSC) ----- 3.42W
- Package Thermal Resistance (Note 3)  
 WL-CSP-36B 2.8x2.8 (BSC),  $\theta_{JA}$  ----- 29.26°C/W
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Junction Temperature ----- -40°C to 150°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility (Note 4)  
 HBM (Human Body Model), per ANSI/ESDA/JEDEC JS-001 -----  $\pm 2\text{kV}$   
 CDM (Charged Device Model), per JEDEC Specification JESD22-C101 -----  $\pm 500\text{V}$   
 Latch-Up -----  $\pm 100\text{mA}$

## Recommended Operating Conditions (Note 5)

- Supply Pin Voltage Range, VAC ----- 3V to 17V
- Supply Pin Voltage Range (Device in Operating Mode), VAC ----- 3V to 12V
- Supply Input Voltage Range (Device in DIV2 Mode), VBUS, ----- 6V to 11V
- Supply Input Voltage Range (Device in Bypass Mode), VBUS ----- 3V to 5V
- Output Voltage Range, VOUT----- 3V to 5V
- Positive Flying Capacitor Voltage Range, CFH1, CFH2----- 0V to 11V
- Negative Flying Capacitor Voltage Range, CFL1, CFL2 ----- 0V to 5V
- Voltage Range Across Q11 and Q21, PMID to CFH1, PMID to CFH2----- 0V to 5V
- Voltage Range Across Q12 and Q22, CFH1 to VOUT, CFH2 to VOUT ----- 0V to 5V
- Voltage Range Across Q13 and Q23, VOUT to CFL1, VOUT to CFL2----- 0V to 5V
- Analog Sense Voltage Range, B ATP ----- 0V to 5V
- Analog Sense Voltage Range, BATN/SRP\_SYNCIN, SRN\_ADDR ----- 0V to 0.04V
- Battery Positive and Negative Voltage Sense Range, B ATP to BATN/SRP\_SYNCIN----- 0V to 5V
- I/O Control Voltage Range, SDA, SCL,  $\overline{\text{INT}}$ ----- 0V to 5V
- I/O Control Voltage Range, DP\_SYNCOUT, DM\_TS ----- 0V to 3.3V
- Input Current Range (Device in DIV2 Mode), IBUS----- 0A to 4A
- Input Current Range (Device in Bypass Mode), IBUS ----- 0A to 5A
- Ambient Temperature Range ----- -40°C to 85°C
- Junction Temperature Range ----- -40°C to 125°C

## Electrical Characteristics

(TA = 25°C, unless otherwise specified)

| Parameter                                 | Symbol              | Test Conditions   | Min | Typ | Max | Unit |
|---|---------------------|---|-----|-----|-----|------|
| <b>External OVP Control</b>               |                     |   |     |     |     |      |
| OVPGATE Voltage                           | VOVPGATE            | Operation voltage V <sub>OVPGATE</sub> – V <sub>BUS</sub> . V <sub>AC</sub> = 3V to 3.5V or V <sub>BUS</sub> = 3V to 3.5V. Set by Register 0x0004[0] = 1. | 7   | 10  | 11  | V    |
|   |                     | Operation voltage V <sub>OVPGATE</sub> – V <sub>BUS</sub> . V <sub>AC</sub> = 3.5V to 9V or V <sub>BUS</sub> = 3.5V to 9V. Set by Register 0x0004[0] = 1. | 9   | 10  | 11  |      |
|   |                     | Operation voltage V <sub>OVPGATE</sub> – V <sub>BUS</sub> . V <sub>AC</sub> = 3V to 9V or V <sub>BUS</sub> = 3V to 9V. Set by Register 0x0004[0] = 0.     | 4.5 | 4.8 | 5.1 |      |
| VAC Insert Threshold                      | VAC_INSERT_TH       | VAC rising threshold to turn on external MOS  | 2.6 | 2.8 | 3   | V    |
| VAC Insert Threshold Rising Deglitch Time | tVAC_INSERT_RIS_DEG | Deglitch between VAC over VAC_INSERT_TH and sent an $\overline{\text{INT}}$ .   | --  | 1   | --  | ms   |

| Parameter                                  | Symbol              | Test Conditions   | Min  | Typ | Max  | Unit |
|--|---------------------|---|------|-----|------|------|
| VAC Insert Hysteresis                      | VAC_INSERT_HY       | VAC falling hysteresis to turn off external MOS   | 250  | 500 | 750  | mV   |
| VBUS Insert Threshold                      | VBUS_INSERT_TH      | VBUS rising threshold to turn on external MOS   | 2.65 | 2.8 | 2.95 | V    |
| VBUS Insert Threshold Rising Deglitch Time | tBUS_INSERT_RIS_DEG |   | --   | 17  | --   | μs   |
| VBUS Insert Hysteresis                     | VBUS_INSERT_HY      | VBUS falling hysteresis to turn off external MOS  | 50   | 150 | 250  | mV   |
| VAC Insert Deglitch Time                   | tVAC_INSERT_DEG     | VOUT < VOUT_INSERT_TH.<br>Deglitch time between VAC higher than VAC_INSERT_TH and start to turn on external MOS. (Note 6)   | 22   | 25  | 28   | ms   |
|  |                     | VOUT > VOUT_INSERT_TH.<br>Deglitch time between VAC higher than VAC_INSERT_TH and start to turn on external MOS. (Note 6)   | 20   | 22  | 24   |      |
| VAC OVP Range                              | VAC_OVP_RAN         | I <sup>2</sup> C programmable, 3-bit DAC, 6.5V, 11V to 17V (Note 7)   | 6.5  | --  | 17   | V    |
| VAC OVP Accuracy                           | VAC_OVP_ACC         | VAC_OVP threshold accuracy  | -2   | --  | 2    | %    |
| VAC OVP Hysteresis                         | VAC_OVP_HY          | VAC falling to turn on external MOS after VAC OVP happen.   | 250  | 500 | 750  | mV   |
| OVPGATE Reaction Time                      | tVAC_OVP_RE         | Duration between VAC over VAC_OVP threshold and OVPGATE start to turn off external MOS. VAC_OVP set 17V, VAC slew rate = 12V/μs, VAC rises from 5V to 22V. (Note 6) | --   | 100 | --   | ns   |
| OVPGATE Turn-Off Time                      | tVAC_OVP_OFF        | Duration between OVPGATE start to turn off external MOS and the external MOS be fully turn off, CGS = 4nF. (Note 6)   | --   | 100 | --   | ns   |
| Regulation Time Out                        | tREG_TIMEOUT        | If device in regulation and no VDR_OVP for this time, the device will stop charge.  | 585  | 650 | 715  | ms   |
| <b>Power Select and Source</b>             |                     |   |      |     |      |      |
| VBUS Quiescent Current                     | IBUS_IQ             | ADC disable, charge disable, OVPGATE disable, VBUS and VAC are open, VOUT no present, no VBUS_OVP happen. Measure quiescent current on VBUS. VBUS = 3V to 12V.      | --   | 250 | 300  | μA   |

| Parameter                                  | Symbol                           | Test Conditions   | Min  | Typ | Max  | Unit |
|--|----------------------------------|---|------|-----|------|------|
| VAC Quiescent Current                      | I <sub>AC_IQ</sub>               | ADC disable, charge disable, OVPGATE disable, VOUT no present. Measure quiescent current on VAC. V <sub>AC</sub> = 12V, V <sub>BUS</sub> = 0V.  | --   | 250 | 300  | μA   |
|  |                                  | ADC disable, charge disable, OVPGATE enable, VOUT no present, no VAC_OVP happen. Measure quiescent current on VAC. V <sub>AC</sub> = 0V to 12V. | --   | 650 | --   | μA   |
|  |                                  | ADC enable, charge disable, OVPGATE enable, VOUT no present. Measure quiescent current on VAC. V <sub>AC</sub> = 3V to 12V.                     | --   | 3   | 4    | mA   |
| VOUT Quiescent Current                     | I <sub>OUT_IQ</sub>              | ADC disable, charge disable. VAC no present. EN_I2C_LEVEL_DETECTION = 0, VOUT falling from 4.5V to 0V. Measure quiescent current on VOUT.       | --   | 5   | 10   | μA   |
|  |                                  | ADC enable, charge disable. VAC no present. Measure quiescent current on VOUT. V <sub>OUT</sub> = 0V to 4.5V.                                   | --   | 2   | 3    | mA   |
| VDDA UVLO Threshold                        | VDDA_UVLO_TH                     | VDDA rising   | 2.45 | 2.6 | 2.75 | V    |
| VDDA UVLO Hysteresis                       | VDDA_UVLO_HY                     | VDDA falling to turn off REGN and stop ADC function.  | 100  | 250 | 400  | mV   |
| VDDA UVLO Falling Threshold                | VDDA_UVLO_F                      | VDDA falling to stop I <sup>2</sup> C work.   | --   | 2   | --   | V    |
| Device Wake Up Time                        | t <sub>WAKE_UP</sub>             | Duration time between VDDA > VDDA_UVLO_TH and device can start I <sup>2</sup> C communicate.  | --   | --  | 2.5  | ms   |
| Soft-Start Time                            | t <sub>SOFT_START</sub>          | Duration time between CHG_EN = 1 and the device start switching   | --   | --  | 92   | ms   |
| VOUT Insert Threshold                      | VOUT_INSERT_TH                   | VOUT rising   | 2.65 | 2.8 | 2.95 | V    |
| VOUT Insert Threshold Rising Deglitch Time | t <sub>VOUT_INSERT_RIS_DEG</sub> |   | --   | 17  | --   | μs   |
| VOUT Insert Hysteresis                     | VOUT_INSERT_HY                   | VOUT falling  | 50   | 150 | 250  | mV   |



| Parameter                         | Symbol        | Test Conditions                                      | Min  | Typ   | Max   | Unit |
|-----------------------------------|---------------|--|------|-------|-------|------|
| <b>Cap Divider Charger</b>        |               |  |      |       |       |      |
| Q0 RON                            | RQ0           | DIV2 mode, charge enable.<br>VBUS = 9V, VOUT = 4.5V. | --   | 7.1   | 11    | mΩ   |
| Q11, Q21 RON                      | RQ11, RQ21    | DIV2 mode, charge enable.<br>VBUS = 9V, VOUT = 4.5V. | --   | 12    | 19    | mΩ   |
| Q12, Q22 RON                      | RQ12, RQ22    | DIV2 mode, charge enable.<br>VBUS = 9V, VOUT = 4.5V. | --   | 9.5   | 13    | mΩ   |
| Q13, Q23 RON                      | RQ13, RQ23    | DIV2 mode, charge enable.<br>VBUS = 9V, VOUT = 4.5V. | --   | 12.5  | 19.5  | mΩ   |
| Q14, Q24 RON                      | RQ14, RQ24    | DIV2 mode, charge enable.<br>VBUS = 9V, VOUT = 4.5V. | --   | 11    | 17    | mΩ   |
| Bypass Mode RON<br>(VBUS to VOUT) | RBYPASS_MODE  | Bypass mode, charge enable.<br>VOUT = 4.5V.          | --   | 17.85 | 27    | mΩ   |
| Charge Switch Frequency Range     | fsw           |  | 100  | --    | 1000  | kHz  |
| Charge Switch Frequency Step Size | fsw_SIZE      |  | --   | 100   | --    | kHz  |
| Charge Switch Frequency Accuracy  | fsw_ACC       | fsw = 200kHz to 1000kHz                              | -10  | --    | 10    | %    |
| <b>Protection</b>                 |               |  |      |       |       |      |
| VBAT OVP Range                    | VBAT_OVP_RAN  | Rising   | 4.2  | --    | 4.975 | V    |
| VBAT OVP Step Size                | VBAT_OVP_SIZE |  | --   | 25    | --    | mV   |
| VBAT OVP Accuracy                 | VBAT_OVP_ACC  | VBAT_OVP = 4.4V to 4.55V                             | -1   | --    | 1     | %    |
|                                   |               | VBAT_OVP = 4.2V to 4.65V                             | -1.5 | --    | 1.5   |      |
| VBAT OVP Deglitch Time            | tVBAT_OVP_DEG |  | --   | 3     | --    | μs   |
| BATP Leakage Current              | ILKG_BATP     |  | --   | --    | 1.2   | μA   |
| BATN Leakage Current              | ILKG_BATN     |  | --   | --    | 1     | μA   |
| IBAT_OCP Range                    | IBAT_OCP_RAN  | Rising   | 2    | --    | 8.3   | A    |
| IBAT_OCP Step Size                | IBAT_OCP_SIZE |  | --   | 100   | --    | mA   |
| IBAT_OCP Accuracy                 | IBAT_OCP_ACC  | IBAT_OCP = 3A to 8A,<br>RSEN = 0.002Ω                | -200 | --    | 200   | mA   |
| IBAT OCP Deglitch Time            | tIBAT_OCP_DEG |  | --   | 50    | --    | μs   |
| VBUS OVP Range                    | VBUS_OVP_RAN  | DIV2 mode. VBUS rising.                              | 6    | --    | 12.3  | V    |
|                                   |               | Bypass mode. VBUS rising.                            | 3    | --    | 6.15  |      |
| VBUS OVP Step Size                | VBUS_OVP_SIZE | DIV2 mode  | --   | 100   | --    | mV   |
|                                   |               | Bypass mode  |      | 50    |       |      |
| VBUS OVP Accuracy                 | VBUS_OVP_ACC  | DIV2 mode, VBUS_OVP =<br>8.9V to 11.5V               | -1   | --    | 1     | %    |
|                                   |               | Bypass mode, VBUS_OVP =<br>4.2V to 5V                | -1   | --    | 1     |      |
| VBUS OVP Hysteresis               | VBUS_OVP_HY   | DIV2 mode. VBUS falling.                             | --   | 500   | --    | mV   |
|                                   |               | Bypass mode. VBUS falling.                           | --   | 200   | --    |      |

| Parameter                      | Symbol             | Test Conditions  | Min  | Typ | Max | Unit |
|--------------------------------|--------------------|--|------|-----|-----|------|
| VBUS OVP Rising Reaction Time  | tVBUS_OVP_RISE_RE  | VBUS rising slope with 10V/μs. ADC enable. During between VBUS over VBUS_OVP threshold and device start to turn off charger and reverse the body diode of Q0. (Note 6) | --   | 0.1 | --  | μs   |
| VBUS OVP Falling Reaction Time | tVBUS_OVP_FALL_RE  | VBUS rising slope with -10V/μs. ADC enable. During between VBUS under VBUS_OVP_HY threshold and the body diode of Q0 start to be turned forward. (Note 6)              | --   | 0.1 | --  | μs   |
| IBUS_OCP Range                 | IBUS_OCP_RAN       | Rising   | 1    | --  | 5.5 | A    |
| IBUS_OCP Step Size             | IBUS_OCP_SIZE      |  | --   | 250 | --  | mA   |
| IBUS_OCP Accuracy              | IBUS_OCP_ACC       |  | -100 | --  | 100 | mA   |
| IBUS_OCP Deglitch              | tIBUS_OCP_DEG      |  | --   | 50  | --  | μs   |
| IBUS_OCP_H Threshold           | IBUS_OCP_H         | Rising (Note 6)  | --   | 6.8 | --  | A    |
| IBUS_OCP_H Reaction Time       | tIBUS_OCP_H_RE     | During between IBUS over IBUS_OVP_H threshold and device start to turn off charger. (Note 6)   | --   | 2   | --  | μs   |
| IBUS_UCP_RISE Accuracy         | IBUS_UCP_RISE_ACC  | Rising, IBUS_UCP_RISE = 300mA, set by Register 0x0007[6] = 0   | 160  | 300 | 420 | mA   |
|                                |                    | Rising, IBUS_UCP_RISE = 500mA, set by Register 0x0007[6] = 1   | 400  | 500 | 600 |      |
| IBUS_UCP_RISE Deglitch Time    | tIBUS_UCP_RISE_DEG |  | --   | 22  | --  | μs   |
| IBUS_UCP_FALL Accuracy         | IBUS_UCP_FALL_ACC  | Falling, IBUS_UCP_FALL = 150mA, set by Register 0x0007[6] = 0  | 40   | 150 | 320 | mA   |
|                                |                    | Falling, IBUS_UCP_FALL = 250mA, set by Register 0x0007[6] = 1  | 140  | 250 | 420 |      |
| IBUS_UCP_FALL Deglitch Time    | tIBUS_UCP_FALL_DEG | tIBUS_UCP_FALL_DEG = 22μs, set by Register 0x005D[3] = 0   | --   | 22  | --  | μs   |
|                                |                    | tIBUS_UCP_FALL_DEG = 5ms, set by Register 0x005D[3] = 1  | --   | 5   | --  | ms   |

| Parameter                       | Symbol            | Test Conditions  | Min   | Typ   | Max   | Unit |
|---------------------------------|-------------------|--|-------|-------|-------|------|
| IBUS UCP Time Out               | tBUS_UCP_TIMEOUT  | tBUS_UCP_TIMEOUT = 12.5ms, set by Register 0x005D[7:5] = 001 | 11.25 | 12.5  | 13.75 | ms   |
|                                 |                   | tBUS_UCP_TIMEOUT = 25ms, set by Register 0x005D [7:5] = 010  | 22.5  | 25    | 27.5  |      |
|                                 |                   | tBUS_UCP_TIMEOUT = 50ms, set by Register 0x005D [7:5] = 011  | 45    | 50    | 55    |      |
|                                 |                   | tBUS_UCP_TIMEOUT = 100ms, set by Register 0x005D [7:5] = 100 | 90    | 100   | 110   |      |
|                                 |                   | tBUS_UCP_TIMEOUT = 400ms, set by Register 0x005D [7:5] = 101 | 360   | 400   | 440   |      |
|                                 |                   | tBUS_UCP_TIMEOUT = 1.5s, set by Register 0x005D [7:5] = 110  | 1.35  | 1.5   | 1.65  | sec  |
|                                 |                   | tBUS_UCP_TIMEOUT = 100s, set by Register 0x005D [7:5] = 111  | 90    | 100   | 110   |      |
| VDR OVP Accuracy                | VDR_OVP_ACC       | Rising, VDR_OVP = 300mV                                      | 200   | 300   | 400   | mV   |
| VDR OVP Deglitch Time           | tVDR_OVP_DEG      | tVDR_OVP_DEG = 8μs, set by Register 0x0005[4] = 0            | --    | 8     | --    | μs   |
|                                 |                   | tVDR_OVP_DEG = 5ms, set by Register 0x0005[4] = 1            | --    | 5     | --    | ms   |
| VOOUT OVP Accuracy              | VOOUT_OVP_ACC     | Rising, VOOUT_OVP = 4.9V                                     | 4.8   | 4.9   | 5     | V    |
| VOOUT OVP Deglitch Time         | tVOOUT_OVP_DEG    |  | --    | 3     | --    | μs   |
| Thermal Shutdown Threshold      | TDIE_OTP_TH       | Rising   | 130   | 140   | 150   | °C   |
| Thermal Shutdown Hysteresis     | TDIE_OTP_HY       | Falling  | --    | 20    | --    | °C   |
| Thermal Shut Down Deglitch Time | tTDIE_DEG         |  | --    | 3     | --    | μs   |
| VBUS_HIGH_ERR Accuracy          | VBUS_HIGH_ERR_ACC | DIV2 mode. VBUS rising. VBUS_HIGH_ERR = VBUS/VOOUT           | 2.328 | 2.4   | 2.472 | V/V  |
|                                 |                   | Bypass mode. VBUS rising. VBUS_HIGH_ERR = VBUS/VOOUT         | 1.14  | 1.2   | 1.26  |      |
| VBUS_LOW_ERR Accuracy           | VBUS_LOW_ERR_ACC  | DIV2 mode. VBUS falling. VBUS_LOW_ERR = VBUS/VOOUT           | 2     | 2.04  | 2.08  | V/V  |
|                                 |                   | Bypass mode. VBUS falling. VBUS_LOW_ERR = VBUS/VOOUT         | 0.905 | 0.952 | 1     |      |

| Parameter               | Symbol            | Test Conditions   | Min  | Typ | Max   | Unit |
|-------------------------|-------------------|---|------|-----|-------|------|
| CFLY Short Detect Level | RCFLY_DIAG        | In VBAT = 4V, if device detect the short resistance of flying capacitor smaller than this level while soft-start duration, the device will stop charging. | --   | --  | 16    | Ω    |
| <b>Alarm</b>            |                   |   |      |     |       |      |
| VBAT_OVP_ALM Range      | VBAT_OVP_ALM_RAN  | Rising  | 4.2  | --  | 4.975 | V    |
| VBAT_OVP_ALM Step Size  | VBAT_OVP_ALM_SIZE |   | --   | 25  | --    | mV   |
| VBAT_OVP_ALM Hysteresis | VBAT_OVP_ALM_HY   | Falling   | --   | 50  | --    | mV   |
| VBAT_OVP_ALM Accuracy   | VBAT_OVP_ALM_ACC  | VBAT_OVP_ALM = 4.2V to 4.5V   | -0.5 | --  | 0.5   | %    |
| IBAT_OCP_ALM Range      | IBAT_OCP_ALM_RAN  | Rising  | 2    | --  | 8.3   | A    |
| IBAT_OCP_ALM Step Size  | IBAT_OCP_ALM_SIZE |   | --   | 100 | --    | mA   |
| IBAT_OCP_ALM Hysteresis | IBAT_OCP_ALM_HY   | Falling   | --   | 100 | --    | mA   |
| IBAT_OCP_ALM Accuracy   | IBAT_OCP_ALM_ACC  | IBAT_OCP_ALM = 3A to 6A, RSEN = 0.002Ω  | -200 | --  | 200   | mA   |
| IBAT_UCP_ALM Range      | IBAT_UCP_ALM_RAN  | Falling   | 0    | --  | 3.15  | A    |
| IBAT_UCP_ALM Step Size  | IBAT_UCP_ALM_SIZE |   | --   | 50  | --    | mA   |
| IBAT_UCP_ALM Hysteresis | IBAT_UCP_ALM_HY   | Rising  | --   | 50  | --    | mA   |
| IBAT_UCP_ALM Accuracy   | IBAT_UCP_ALM_ACC  | IBAT_UCP_ALM = 3A, RSEN = 0.002Ω  | -200 | --  | 200   | mA   |
| VBUS_OVP_ALM Range      | VBUS_OVP_ALM_RAN  | DIV2 mode. VBUS rising.   | 6    | --  | 12.3  | V    |
|                         |                   | Bypass mode. VBUS rising.   | 3    | --  | 6.15  |      |
| VBUS_OVP_ALM Step Size  | VBUS_OVP_ALM_SIZE | DIV2 mode   | --   | 100 | --    | mV   |
|                         |                   | Bypass mode   | --   | 50  | --    |      |
| VBUS_OVP_ALM Hysteresis | VBUS_OVP_ALM_HY   | DIV2 mode. VBUS falling.  | --   | 100 | --    | mV   |
|                         |                   | Bypass mode. VBUS falling.  | --   | 50  | --    |      |
| VBUS_OVP_ALM Accuracy   | VBUS_OVP_ALM_ACC  | Falling, VBUS_OVP_ALM = 6V to 9V.   | -35  | --  | 35    | mV   |
| IBUS_OCP_ALM Range      | IBUS_OCP_ALM_RAN  | Rising  | 0    | --  | 6     | A    |
| IBUS_OCP_ALM Step Size  | IBUS_OCP_ALM_SIZE |   | --   | 100 | --    | mA   |
| IBUS_OCP_ALM Hysteresis | IBUS_OCP_ALM_HY   | Falling   | --   | 100 | --    | mA   |
| IBUS_OCP_ALM Accuracy   | IBUS_OCP_ALM_ACC  | IBUS_OCP_ALM = 1A to 4A   | -150 | --  | 150   | mA   |
| IBUS_UCP_ALM Range      | IBUS_UCP_ALM_RAN  | Rising  | 0    | --  | 3.175 | A    |

| Parameter                  | Symbol            | Test Conditions                                     | Min  | Typ  | Max   | Unit |
|----------------------------|-------------------|---|------|------|-------|------|
| IBUS_UCP_ALM Step Size     | IBUS_UCP_ALM_SIZE |   | --   | 25   | --    | mA   |
| IBUS_UCP_ALM Hysteresis    | IBUS_UCP_ALM_HY   | Falling   | --   | 50   | --    | mA   |
| IBUS_UCP_ALM Accuracy      | IBUS_UCP_ALM_ACC  | IBUS_UCP_ALM = 0.3A to 0.5A                         | -150 | --   | 150   | mA   |
| TDIE_OTP_ALM Range         | TDIE_OTP_ALM_RAN  | Rising  | 25   | --   | 152.5 | °C   |
| TDIE_OTP_ALM Step Size     | TDIE_OTP_ALM_SIZE |   | --   | 1    | --    | °C   |
| TDIE_OTP_ALM Hysteresis    | TDIE_OTP_ALM_HY   | Falling   | --   | 10   | --    | °C   |
| TDIE_OTP_ALM Accuracy      | TDIE_OTP_ALM_ACC  |   | -4   | --   | 4     | °C   |
| DP_OV_ALM Rising Threshold | VDP_OV_ALM_TH     | Rising  | --   | 4.5  | --    | V    |
| DP_OV_ALM Hysteresis       | VDP_OV_ALM_HY     | Falling   | --   | 100  | --    | mV   |
| DP_OV_ALM Accuracy         | VDP_OV_ALM_ACC    |   | -50  | --   | 50    | mV   |
| DM_OV_ALM Rising Threshold | VDM_OV_ALM_TH     | Rising  | --   | 4.5  | --    | V    |
| DM_OV_ALM Hysteresis       | VDM_OV_ALM_HY     | Falling   | --   | 100  | --    | mV   |
| DM_OV_ALM Accuracy         | VDM_OV_ALM_ACC    |   | -50  | --   | 50    | mV   |
| <b>ADC Specification</b>   |                   |   |      |      |       |      |
| ADC Sample Rate            | fSAMPLE_RATE      |   | 1800 | 2000 | 2200  | kHz  |
| ADC Data Rate              | tDATA_ADC         | 12bit, 128 averages<br>Report data for each channel | --   | 1.2  | --    | ms   |
| VBUS ADC Range             | VBUS_ADC_RAN      |   | 0    | --   | 14    | V    |
| VBUS ADC Accuracy          | VBUS_ADC_ACC      | VBUS = 6V to 9V                                     | -35  | --   | 35    | mV   |
|                            |                   | VBUS = 3.3V to 11.5V                                | -2   | --   | 2     | %    |
| IBUS ADC Range             | IBUS_ADC_RAN      |   | 0    | --   | 6     | A    |
| IBUS ADC Accuracy          | IBUS_ADC_ACC      | IBUS = 2A   | -5   | --   | 5     | %    |
|                            |                   | IBUS = 0A to 4A                                     | -150 | --   | 150   | mA   |
| VOUT ADC Range             | VOUT_ADC_RAN      |   | 0    | --   | 5     | V    |
| VOUT ADC Accuracy          | VOUT_ADC_ACC      | VOUT = 3V to 4.5V                                   | -20  | --   | 20    | mV   |
| VBAT ADC Range             | VBAT_ADC_RAN      |   | 0    | --   | 5     | V    |
| VBAT ADC Accuracy          | VBAT_ADC_ACC      | VBAT = 3V to 4.5V                                   | -0.5 | --   | 0.5   | %    |
|                            |                   | VBAT = 4.45V  | -10  | --   | 10    | mV   |
| IBAT ADC Range             | IBAT_ADC_RAN      |   | 0    | --   | 10    | A    |

| Parameter               | Symbol       | Test Conditions   | Min                     | Typ               | Max                     | Unit |
|-------------------------|--------------|---|-------------------------|-------------------|-------------------------|------|
| IBAT ADC Accuracy       | IBAT_ADC_ACC | IBAT = 3A to 8A,<br>RSEN = 0.002Ω   | -200                    | --                | 200                     | mA   |
|                         |              | IBAT = 2A,<br>RSEN = 0.002Ω   | -5                      | --                | 5                       | %    |
|                         |              | IBAT = 7A,<br>RSEN = 0.002Ω   | -2                      | --                | 2                       |      |
| TDIE ADC Range          | TDIE_ADC_RAN |   | -40                     | --                | 152.5                   | °C   |
| TDIE ADC Accuracy       | TDIE_ADC_ACC | T <sub>J</sub> = 25°C   | -4                      | --                | 4                       | °C   |
| DP_ADC Range            | DP_ADC_RAN   |   | 0                       | --                | 5                       | V    |
| DP_ADC Accuracy         | DP_ADC_ACC   |   | -50                     | --                | 50                      | mV   |
| DM_ADC Range            | DM_ADC_RAN   |   | 0                       | --                | 5                       | V    |
| DM_ADC Accuracy         | DM_ADC_ACC   |   | -50                     | --                | 50                      | mV   |
| <b>REGN</b>             |              |   |                         |                   |                         |      |
| REGN LDO Output Voltage | VREGN        | ADC enabled, V <sub>BUS</sub> ≥ 5.5V  | 4.9                     | 5                 | 5.1                     | V    |
|                         |              | ADC enabled, V <sub>BUS</sub> < 5.5V,<br>Without V <sub>VAC</sub> and V <sub>VOUT</sub> ,<br>V <sub>BUS</sub> > V <sub>VDDA_UVLO_TH</sub> | V <sub>BUS</sub> - 0.7  | V <sub>BUS</sub>  | V <sub>BUS</sub> + 0.1  |      |
|                         |              | Without V <sub>VAC</sub> and V <sub>VOUT</sub> ,<br>V <sub>VOUT</sub> > V <sub>VDDA_UVLO_TH</sub>   | V <sub>VOUT</sub> - 0.1 | V <sub>VOUT</sub> | V <sub>VOUT</sub> + 0.1 |      |
| <b>Pull-Down</b>        |              |   |                         |                   |                         |      |
| VAC Pull-Down Resistor  | RVAC_PD      | V <sub>VAC</sub> < 5V   | --                      | 270               | --                      | Ω    |
|                         |              | V <sub>VAC</sub> > 5V   | --                      | 22                | --                      | mA   |
| VAC Pull-Down Time Out  | tvAC_PD      |   | 360                     | 400               | 440                     | ms   |
| VBUS Pull-Down Resistor | RVBUS_PD     | V <sub>BUS</sub> = 3V to 14V  | 0.6                     | 1                 | 1.4                     | kΩ   |

| Parameter  | Symbol              | Test Conditions  | Min          | Typ | Max          | Unit    |
|--|---------------------|--|--------------|-----|--------------|---------|
| <b>Watchdog Time Out</b>                                     |                     |  |              |     |              |         |
| Watchdog Time Out  | WDT                 | No I <sup>2</sup> C communication for 0.5s, set by Register 0x0000[2:0] = 000 (Note 6) | 0.45         | 0.5 | 0.55         | sec     |
|  |                     | No I <sup>2</sup> C communication for 1s, set by Register 0x0000[2:0] = 001 (Note 6)   | 0.9          | 1   | 1.1          |         |
|  |                     | No I <sup>2</sup> C communication for 5s, set by Register 0x0000[2:0] = 010 (Note 6)   | 4.5          | 5   | 5.5          |         |
|  |                     | No I <sup>2</sup> C communication for 30s, set by Register 0x0000[2:0] = 011 (Note 6)  | 27           | 30  | 33           |         |
|  |                     | No I <sup>2</sup> C communication for 40s, set by Register 0x0000[2:0] = 100 (Note 6)  | 36           | 40  | 44           |         |
|  |                     | No I <sup>2</sup> C communication for 80s, set by Register 0x0000[2:0] = 101 (Note 6)  | 72           | 80  | 88           |         |
|  |                     | No I <sup>2</sup> C communication for 128s, set by Register 0x0000[2:0] = 110 (Note 6) | 115.2        | 128 | 140.8        |         |
|  |                     | No I <sup>2</sup> C communication for 255s, set by Register 0x0000[2:0] = 111 (Note 6) | 229.5        | 255 | 280.5        |         |
| <b>Logic Output Pin (<math>\overline{\text{INT}}</math>)</b> |                     |  |              |     |              |         |
| $\overline{\text{INT}}$ Output Low Threshold                 | VOL_INT             | Sink current = 100 $\mu$ A   | --           | --  | 0.1          | V       |
|  |                     | Sink current = 2mA   | --           | --  | 0.3          |         |
| $\overline{\text{INT}}$ High Level Leakage Current           | ILKG_INT            | Pull-up rail 1.8V  | --           | --  | 1            | $\mu$ A |
| $\overline{\text{INT}}$ Pin Pull-Low Time                    | tINT_PULL_LOW       |  | --           | 256 | --           | $\mu$ s |
| <b>Synchronize Function</b>                                  |                     |  |              |     |              |         |
| DP_SYNCOUT Output High Threshold                             | VOH_DP_SYNCOUT      | Register 0x005F[7] = 1   | VREGN - 0.4  | --  | --           | V       |
| DP_SYNCOUT Output Low Threshold                              | VOL_DP_SYNCOUT      | Register 0x005F[7] = 1   | --           | --  | 0.2          | V       |
| BATN/SRP_SYNCIN Input High Threshold                         | VIH_BATN/SRP_SYNCIN | Register 0x005F[5] = 1   | VREGN x 0.75 | --  | --           | V       |
| BATN/SRP_SYNCIN Input Low Threshold                          | VIL_BATN/SRP_SYNCIN | Register 0x005F[5] = 1   | --           | --  | VREGN x 0.25 | V       |

| Parameter   | Symbol                    | Test Conditions  | Min   | Typ   | Max  | Unit |
|---|---------------------------|--|-------|-------|------|------|
| <b>VDD of I<sup>2</sup>C Detection</b>            |                           |  |       |       |      |      |
| VDD Level of I <sup>2</sup> C Detection Threshold | V <sub>TH_I2C_level</sub> | VDD level of I <sup>2</sup> C = 1.2V when SDA voltage < V <sub>TH_I2C_level</sub> .<br>VDD level of I <sup>2</sup> C = 1.8V when SDA voltage > V <sub>TH_I2C_level</sub> .<br>(VDD level of I <sup>2</sup> C can only change to 1.8V from 1.2V. It cannot change to 1.2V from 1.8V.) | 1.3   | 1.5   | 1.65 | V    |
| VSDA Rising Deglitch Time                         | t <sub>I2C_level</sub>    |  | --    | 17.5  | --   | μs   |
| <b>DP/DM Detection</b>                            |                           |  |       |       |      |      |
| DP Source Voltage                                 | V <sub>DP_SRC</sub>       |  | 0.5   | 0.6   | 0.7  | V    |
| DM Source Voltage                                 | V <sub>DM_SRC</sub>       |  | 0.5   | 0.6   | 0.7  | V    |
| Data Detect Voltage                               | V <sub>DAT_REF</sub>      |  | 0.25  | 0.325 | 0.4  | V    |
| Logic Threshold Voltage                           | V <sub>LGC_CHG</sub>      |  | 0.8   | --    | 2    | V    |
| DP Sink Current                                   | I <sub>DP_SINK</sub>      |  | 25    | 45    | 65   | μA   |
| DM Sink Current                                   | I <sub>DM_SINK</sub>      |  | 25    | 45    | 65   | μA   |
| Data Contact Detect Current Source                | I <sub>DP_SRC</sub>       |  | 7     | 10    | 13   | μA   |
| DP Pull-Down Resistance                           | R <sub>DP_DWN</sub>       |  | 14.25 | 20    | 24.8 | kΩ   |
| DM Pull-Down Resistance                           | R <sub>DM_DWN</sub>       |  | 14.25 | 20    | 24.8 | kΩ   |
| DP Source On-Time                                 | t <sub>DP_SRC_ON</sub>    |  | 40    | 64    | 80   | ms   |
| DM Source On-Time                                 | t <sub>DM_SRC_ON</sub>    |  | 40    | 64    | 80   | ms   |
| DCD Timeout                                       | t <sub>DCD_TIMEOUT</sub>  | Register 0x0044[6:5] = 01  | 300   | --    | 900  | ms   |

## I<sup>2</sup>C Characteristics

(Note 6)

| Parameter                                   | Symbol              | Test Conditions                       | Min  | Typ | Max  | Unit |
|---|---------------------|---------------------------------------|------|-----|------|------|
| SCL, SDA High-Level Input Threshold Voltage | V <sub>IH_I2C</sub> | I2C_level = 1.8V                      | 1.17 | --  | --   | V    |
|   |                     | I2C_level = 1.2V                      | 0.78 | --  | --   |      |
| SCL, SDA Low-Level Input Threshold Voltage  | V <sub>IL_I2C</sub> | I2C_level = 1.8V                      | --   | --  | 0.63 | V    |
|   |                     | I2C_level = 1.2V                      |      |     | 0.42 |      |
| SDA Low-Level Output Threshold Voltage      | V <sub>OL_I2C</sub> | Sink current = 3mA, pull-up rail 1.8V | --   | --  | 0.36 | V    |
|   |                     | Sink current = 3mA, pull-up rail 1.2V | --   | --  | 0.24 |      |



| Parameter                                      | Symbol              | Test Conditions                         | Min  | Typ | Max  | Unit |
|--|---------------------|---|------|-----|------|------|
| SCL Clock Frequency                            | f <sub>CLK</sub>    | Standard-mode                           | --   | --  | 100  | kHz  |
|  |                     | Fast-mode                               | --   | --  | 400  |      |
|  |                     | Fast-mode plus                          | --   | --  | 1000 |      |
|  |                     | High-speed mode C <sub>b</sub> = 400pF  | --   | --  | 1.7  | MHz  |
|  |                     | High-speed mode C <sub>b</sub> = 100pF  | --   | --  | 3.4  |      |
| Bus Free Time between Stop and Start Condition | t <sub>BUF</sub>    | Standard-mode                           | 4.7  | --  | --   | μs   |
|  |                     | Fast-mode                               | 1.3  | --  | --   |      |
|  |                     | Fast-mode Plus                          | 0.5  | --  | --   |      |
| (Repeated) Start Hold Time                     | t <sub>HD;STA</sub> | Standard-mode                           | 4    | --  | --   | μs   |
|  |                     | Fast-mode                               | 0.6  | --  | --   |      |
|  |                     | Fast-mode plus                          | 0.26 | --  | --   |      |
|  |                     | High-speed mode C <sub>b</sub> = 400pF  | 160  | --  | --   | ns   |
|  |                     | High-speed mode C <sub>b</sub> = 100pF  | 160  | --  | --   |      |
| (Repeated) Start Setup Time                    | t <sub>SU;STA</sub> | Standard-mode                           | 4.7  | --  | --   | μs   |
|  |                     | Fast-mode                               | 0.6  | --  | --   |      |
|  |                     | Fast-mode plus                          | 0.26 | --  | --   |      |
|  |                     | High-speed mode C <sub>b</sub> = 400 pF | 160  | --  | --   | ns   |
|  |                     | High-speed mode C <sub>b</sub> = 100 pF | 160  | --  | --   |      |
| STOP Condition Setup Time                      | t <sub>SU;STO</sub> | Standard-mode                           | 4    | --  | --   | μs   |
|  |                     | Fast-mode                               | 0.6  | --  | --   |      |
|  |                     | Fast-mode plus                          | 0.26 | --  | --   |      |
|  |                     | High-speed mode C <sub>b</sub> = 400pF  | 160  | --  | --   | ns   |
|  |                     | High-speed mode C <sub>b</sub> = 100pF  | 160  | --  | --   |      |
| SDA Data Hold Time                             | t <sub>HD;DAT</sub> | Standard-mode                           | 0.1  | --  | --   | ns   |
|  |                     | Fast-mode                               | 0.1  | --  | --   |      |
|  |                     | Fast-mode plus                          | 0.1  | --  | --   |      |
|  |                     | High-speed mode C <sub>b</sub> = 400pF  | 0.1  | --  | 150  |      |
|  |                     | High-speed mode C <sub>b</sub> = 100pF  | 0.1  | --  | 70   |      |
| SDA Valid Acknowledge Time                     | t <sub>VD;ACK</sub> | Standard-mode                           | --   | --  | 3.45 | μs   |
|  |                     | Fast-mode                               | --   | --  | 0.9  |      |
|  |                     | Fast-mode plus                          | --   | --  | 0.45 |      |
| SDA Setup Time                                 | t <sub>SU;DAT</sub> | Standard-mode                           | 250  | --  | --   | ns   |
|  |                     | Fast-mode                               | 100  | --  | --   |      |
|  |                     | Fast-mode plus                          | 50   | --  | --   |      |
|  |                     | High-speed mode C <sub>b</sub> = 400pF  | 10   | --  | --   |      |
|  |                     | High-speed mode C <sub>b</sub> = 100pF  | 10   | --  | --   |      |

| Parameter           | Symbol            | Test Conditions                        | Min  | Typ | Max | Unit |
|---------------------|-------------------|--|------|-----|-----|------|
| SCL Clock Low Time  | t <sub>LOW</sub>  | Standard-mode                          | 4.7  | --  | --  | μs   |
|                     |                   | Fast-mode                              | 1.3  | --  | --  |      |
|                     |                   | Fast-mode Plus                         | 0.5  | --  | --  |      |
|                     |                   | High-speed mode C <sub>b</sub> = 400pF | 320  | --  | --  | ns   |
|                     |                   | High-speed mode C <sub>b</sub> = 100pF | 160  | --  | --  |      |
| SCL Clock High Time | t <sub>HIGH</sub> | Standard-mode                          | 4    | --  | --  | μs   |
|                     |                   | Fast-mode                              | 0.6  | --  | --  |      |
|                     |                   | Fast-mode Plus                         | 0.26 | --  | --  |      |
|                     |                   | High-speed mode C <sub>b</sub> = 400pF | 120  | --  | --  | ns   |
|                     |                   | High-speed mode C <sub>b</sub> = 100pF | 60   | --  | --  |      |

**Note 1.** Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Note 2.** For testing absolute maximum rating of OVPGATE pin, VBUS pin should be power-on with 20V initially. After VBUS has kept 20V for 25.6ms, the OVPGATE can be biased.

**Note 3.**  $\theta_{JA}$  is measured under natural convection (still air) at  $T_A = 25^\circ\text{C}$  with the component mounted on a high effective-thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.


**Note 4.** Devices are ESD sensitive. Handling precautions are recommended.

**Note 5.** The device is not guaranteed to function outside its operating conditions.

**Note 6.** Specification is guaranteed by design and/or correlation with statistical process control.

**Note 7.** When set Bypass mode, VAC OVP must be 6.5V for surge condition.

Typical Application Circuit




Below are recommended components information

Table 1. BOM List


| Name  | Part Number        | Description  | Package | Manufacturer              |
|---|--------------------|--|---------|---------------------------|
| CVAC  | GRM155R61H105KE05  | CAP, CERM, 1 $\mu$ F, 50V, $\pm$ 10%, X5R  | 0402    | MuRata                    |
| CVBUS   | GRM155R61E225KE11  | CAP, CERM, 2.2 $\mu$ F, 25V, $\pm$ 10%, X5R  | 0402    | MuRata                    |
| Q5, Q6  | PSMN2R4-30MLD      | N-Channel 30V, 2.4m $\Omega$ logic level MOSFET in LFPAK33, using NextPowerS3 Technology | LFPAK33 | Nexperia                  |
| CFLY1,<br>CFLY2,<br>CFLY3,<br>CFLY4,<br>CFLY5,<br>CFLY6 | GRM187R61A226ME15  | CAP, CERM, 22 $\mu$ F, 10V, $\pm$ 20%, X5R   | 0603    | MuRata                    |
| COUT1,<br>COUT2   | GRM185R60J106ME15  | CAP, CERM, 10 $\mu$ F, 6.3V, $\pm$ 20%, X5R  | 0603    | MuRata                    |
| CPMID   | GRM188R61E106MA73  | CAP, CERM, 10 $\mu$ F, 25V, $\pm$ 20%, X5R   | 0603    | MuRata                    |
| CBST1,<br>CBST2   | GRM033R61C104KE14  | CAP, CERM, 0.1 $\mu$ F, 16V, $\pm$ 10%, X5R  | 0201    | MuRata                    |
| CREGN   | GRM155R61A475MEAAD | CAP, CERM, 4.7 $\mu$ F, 10V, $\pm$ 20%, X5R  | 0402    | MuRata                    |
| R1, R2, R3  | WR04X1002FTL       | RES, 10k, 1%, 0.0625W  | 0402    | Walsin                    |
| R4  | CR0402F100RQ10Z    | RES, 100 $\Omega$ , 1%, 0.063W   | 0402    | EVER OHMS                 |
| RSEN  | CSNL1206FT2L00     | RES, 0.002, 1%, 1W   | 1206    | Stackpole Electronics Inc |

**Typical Operating Characteristics**


**Charge Efficiency vs. Charge Current (DIV2 Mode)**




**Charge Efficiency vs. Charge Current (DIV2 Mode)**



**Charge Efficiency vs. Charge Current (DIV2 Mode)**



**Charge Efficiency vs. Charge Current (Bypass Mode)**



## Register Description

### Register Map

| Function Name     | STAT        | FLAG      | MASK      | Threshold/<br>Setting | Enable    | Deglintch |
|-------------------|-------------|-----------|-----------|-----------------------|-----------|-----------|
| REG_RST           | --          | --        | --        | --                    | 0x0000[7] | --        |
| CHG_EN            | --          | --        | --        | --                    | 0x0000[6] | --        |
| OPERATION_MODE    | --          | --        | --        | 0x0000[5]             | --        | --        |
| WDT               | --          | 0x000F[5] | 0x0010[5] | 0x0000[2:0]           | 0x0000[3] | --        |
| FSW               | --          | --        | --        | 0x0001[7:4]           | --        | --        |
| FSW_SHIFT         | --          | --        | --        | 0x0001[3:2]           | --        | --        |
| PHASE_DELAY       | --          | --        | --        | 0x0001[1:0]           | --        | --        |
| PHASE_ANGLE       | --          | --        | --        | 0x0002[3:0]           | --        | --        |
| OVPGATE           | --          | --        | --        | 0x0004[0]             | 0x0004[6] | --        |
| CON_SWITCHING     | 0x005C[7]   | --        | 0x005C[6] | --                    | --        | --        |
| IC_STAT           | 0x005C[5:4] | --        | --        | --                    | --        | --        |
| IBAT_RSEN         | --          | --        | --        | 0x005E[1:0]           | --        | --        |
| Pin Configuration | --          | --        | --        | 0x005F[7:5]           | --        | --        |
| VAC_PD            | --          | 0x000B[6] | 0x000C[6] | --                    | 0x0005[7] | --        |
| VBUS_PD           | --          | 0x000B[5] | 0x000C[5] | --                    | 0x0005[6] | --        |
| CFLY_DIAG         | --          | 0x000F[0] | 0x0010[0] | --                    | 0x0002[7] | --        |
| TDIE_OTP          | 0x004C[3]   | 0x000D[3] | 0x000E[3] | --                    | 0x0002[6] | --        |
| VBUS_LOW_ERR      | 0x004C[2]   | 0x000D[2] | 0x000E[2] | --                    | 0x0002[5] | --        |
| VBUS_HIGH_ERR     | 0x004C[1]   | 0x000D[1] | 0x000E[1] | --                    | 0x0002[4] | --        |
| VAC_OVP           | 0x004B[7]   | 0x000B[7] | 0x000C[7] | 0x0004[3:1]           | 0x0004[4] | --        |
| VDR_OVP           | 0x004B[4]   | 0x000B[4] | 0x000C[4] | --                    | 0x0005[5] | 0x0005[4] |
| VBUS_OVP          | 0x004B[3]   | 0x000B[3] | 0x000C[3] | 0x0006[5:0]           | 0x0006[7] | --        |
| IBUS_UCP_RISE     | --          | 0x000B[1] | 0x000C[1] | 0x0007[6]             | 0x0007[7] | --        |
| IBUS_UCP_FALL     | --          | 0x000B[0] | 0x000C[0] | 0x0007[6]             | 0x0007[7] | 0x005D[3] |
| IBUS_OCP          | 0x004B[2]   | 0x000B[2] | 0x000C[2] | 0x0007[4:0]           | 0x0007[5] | --        |
| IBUS_OCP_H        | --          | 0x0061[0] | 0x0061[1] | --                    | --        | --        |
| VBAT_OVP          | 0x004C[7]   | 0x000D[7] | 0x000E[7] | 0x0008[4:0]           | 0x0008[7] | --        |
| IBAT_OCP          | 0x004C[6]   | 0x000D[6] | 0x000E[6] | 0x0009[5:0]           | 0x0009[7] | --        |
| VOUT_OVP          | 0x004E[0]   | 0x0049[0] | 0x004A[0] | --                    | 0x005E[3] | --        |
| IBAT_REG          | 0x004C[4]   | 0x000D[4] | 0x000E[4] | 0x000A[4:3]           | 0x000A[5] | --        |
| VBAT_REG          | 0x004C[5]   | 0x000D[5] | 0x000E[5] | 0x000A[1:0]           | 0x000A[2] | --        |
| VAC_INSERT        | 0x004C[0]   | 0x000D[0] | 0x000E[0] | --                    | --        | --        |
| VBUS_INSERT       | 0x004D[7]   | 0x000F[7] | 0x0010[7] | --                    | --        | --        |
| VOUT_INSERT       | 0x004D[6]   | 0x000F[6] | 0x0010[6] | --                    | --        | --        |
| VAC_UVLO          | 0x004D[4]   | 0x000F[4] | 0x0010[4] | --                    | --        | --        |

| Function Name    | STAT                       | FLAG        | MASK        | Threshold/<br>Setting                | Enable      | Degitch |
|------------------|----------------------------|-------------|-------------|--------------------------------------|-------------|---------|
| VBUS_UVLO        | 0x004D[3]                  | 0x000F[3]   | 0x0010[3]   | --                                   | --          | --      |
| VDDA_UVLO        | --                         | 0x0063[1]   | 0x0063[0]   | --                                   | --          | --      |
| IBUS_UCP_TIMEOUT | 0x004D[2]                  | 0x000F[2]   | 0x0010[2]   | 0x005D[7:5]                          | --          | --      |
| TS_OTP           | 0x005F[1]                  | 0x005F[3]   | 0x005F[2]   | 0x0060[7:0]                          | 0x005F[0]   |         |
| ADC              | 0x004D[1]                  | 0x000F[1]   | 0x0010[1]   | 0x0011[6]                            | 0x0011[7]   | --      |
| VBUS_ADC         | 0x0012[5:0]<br>0x0013[7:0] | --          | --          | --                                   | 0x0011[5]   | --      |
| IBUS_ADC         | 0x0014[5:0]<br>0x0015[7:0] | --          | --          | --                                   | 0x0011[4]   | --      |
| VBAT_ADC         | 0x0016[5:0]<br>0x0017[7:0] | --          | --          | --                                   | 0x0011[3]   | --      |
| IBAT_ADC         | 0x0018[5:0]<br>0x0019[7:0] | --          | --          | --                                   | 0x0011[2]   | --      |
| TDIE_ADC         | 0x001A[7:0]                | --          | --          | --                                   | 0x0011[1]   | --      |
| VOUT_ADC         | 0x0056[5:0]<br>0x0057[7:0] | --          | --          | --                                   | 0x0056[7]   |         |
| DP_ADC           | 0x0058[5:0]<br>0x0059[7:0] | --          | --          | --                                   | 0x0058[7]   |         |
| DM_ADC           | 0x005A[5:0]<br>0x005B[7:0] | --          | --          | --                                   | 0x005A[7]   |         |
| VBAT_OVP_ALM     | 0x004E[7]                  | 0x0049[7]   | 0x004A[7]   | 0x004F[4:0]                          | 0x004F[7]   | --      |
| IBAT_OCP_ALM     | 0x004E[6]                  | 0x0049[6]   | 0x004A[6]   | 0x0050[5:0]                          | 0x0050[7]   | --      |
| VBUS_OVP_ALM     | 0x004E[5]                  | 0x0049[5]   | 0x004A[5]   | 0x0051[5:0]                          | 0x0051[7]   | --      |
| IBUS_OCP_ALM     | 0x004E[4]                  | 0x0049[4]   | 0x004A[4]   | 0x0052[5:0]                          | 0x0052[7]   | --      |
| IBAT_UCP_ALM     | 0x004E[3]                  | 0x0049[3]   | 0x004A[3]   | 0x0053[5:0]                          | 0x0053[7]   | --      |
| IBUS_UCP_ALM     | 0x004E[2]                  | 0x0049[2]   | 0x004A[2]   | 0x0054[6:0]                          | 0x0054[7]   | --      |
| TDIE_OTP_ALM     | 0x004E[1]                  | 0x0049[1]   | 0x004A[1]   | 0x0055[6:0]                          | 0x0055[7]   | --      |
| DP_OV_ALM        | 0x0061[5]                  | 0x0061[7]   | 0x0061[3]   | --                                   | --          | --      |
| DM_OV_ALM        | 0x0061[4]                  | 0x0061[6]   | 0x0061[2]   | --                                   | --          | --      |
| BC1.2            | 0x0046[7:3]<br>0x0046[1:0] | 0x0045[4:0] | 0x0047[4:0] | --                                   | 0x0044[7:2] | --      |
| DPDM Manual      | --                         | --          | --          | 0x0048<br>0x0066<br>0x006D<br>0x006E | --          | --      |

## Register Description

I<sup>2</sup>C Slave Address: 1101111 (6FH) when SRN\_ADDR pin is connected to GND

I<sup>2</sup>C Slave Address: 1101110 (6EH) when SRN\_ADDR pin is floating

R: Read only

RC: Read and clear

RW: Read and write

RWC: Read and write, also automatically clear by particular condition

RWSC: Read and write, also automatically set/clear by particular condition

Register Address: 0x0000, Register Name: CHG\_CTL1

| Bit | Bit Name       | Default | WDT RST | REG RST | Type | Description  |
|-----|----------------|---------|---------|---------|------|--|
| 7   | REG_RST        | 0       | N       | Y       | RW   | Register reset<br>0: No register reset (default)<br>1: Reset registers   |
| 6   | CHG_EN         | 0       | Y       | Y       | RW   | Charger control bit<br>0: Disable charge (default)<br>1: Enable charge   |
| 5   | OPERATION_MODE | 1       | N       | N       | RW   | This bit selects converter operation mode.<br>0: Bypass mode<br>1: DIV2 mode (default)   |
| 4   | Reserved       | 0       | NA      | NA      | NA   | Reserved   |
| 3   | WDT_DIS        | 0       | N       | Y       | RW   | Disable Watchdog<br>0: Enable watchdog (default)<br>1: Disable watchdog  |
| 2:0 | WDT_TIMER      | 000     | N       | Y       | RW   | Set the watchdog timer.<br>000: 0.5s (default)<br>001: 1s<br>010: 5s<br>011: 30s<br>100: 40s<br>101: 80s<br>110: 128s<br>111: 255s |



Register Address: 0x0001, Register Name: CHG\_CTL2

| Bit | Bit Name    | Default | WDT RST | REG RST | Type | Description  |
|-----|-------------|---------|---------|---------|------|--|
| 7:4 | FSW_SET     | 0100    | N       | Y       | RW   | Set the switching frequency.<br>0000 to 1001: 100kHz to 1000kHz in 100kHz steps<br>1010 to 1111: Reserved<br>0100: 500kHz (default)  |
| 3:2 | FREQ_SHIFT  | 00      | N       | Y       | RW   | Adjust switching frequency for EMI.<br>00: Nominal frequency (default)<br>01: Nominal frequency + 10%<br>10: Nominal frequency - 10%<br>11: Spread spectrum                          |
| 1:0 | PHASE_DELAY | 00      | N       | Y       | RW   | Adjust delay time between two phases. It is strongly prohibited during operation. Should be determined before CHG_EN set 1.<br>00: 0ns (default)<br>01: 15ns<br>10: 30ns<br>11: 45ns |

Register Address: 0x0002, Register Name: CHG\_CTL3

| Bit | Bit Name         | Default | WDT RST | REG RST | Type | Description  |
|-----|------------------|---------|---------|---------|------|--|
| 7   | CFLY_DIAG_EN     | 1       | N       | Y       | RW   | Enable CFLY short protection before charge mode is enabled.<br>0: Disable<br>1: Enable (default)   |
| 6   | TDIE_OTP_EN      | 1       | N       | Y       | RW   | Enable TDIE over-temperature protection.<br>0: Disable<br>1: Enable (default)  |
| 5   | VBUS_LOW_ERR_EN  | 1       | N       | Y       | RW   | Enable VBUS voltage too high error protection before charge mode is enabled.<br>0: Disable<br>1: Enable (default)  |
| 4   | VBUS_HIGH_ERR_EN | 1       | N       | Y       | RW   | Enable VBUS voltage too low error protection before charge mode is enabled.<br>0: Disable<br>1: Enable (default)   |
| 3:2 | PHASE_A_ANGLE    | 00      | N       | Y       | RW   | Select phase A angle in DIV2 mode. It is strongly prohibited during operation. Should be determined before CHG_EN set 1.<br>00: 0 degree (default)<br>01: 90 degree<br>10: 180 degree<br>11: 270 degree<br>(If the RT9756A operate in single application, the bits are recommended to set 00.<br>If the RT9756A operates in parallel application and enables synchronous function, the bits are recommended to set 00 in Master mode and 01 in Slave mode.)  |
| 1:0 | PHASE_B_ANGLE    | 10      | N       | Y       | RW   | Select phase B angle in DIV2 mode. It is strongly prohibited during operation. Should be determined before CHG_EN set 1.<br>00: 0 degree<br>01: 90 degree<br>10: 180 degree (default)<br>11: 270 degree<br>(If the RT9756A operates in single application, the bits are recommended to set 10.<br>If the RT9756A operates in parallel application and enables synchronous function, the bits are recommended to set 10 in Master mode and 11 in Slave mode.) |

Register Address: 0x0003, Register Name: DEVICE\_INFO

| Bit | Bit Name        | Default | WDT RST | REG RST | Type | Description                        |
|-----|-----------------|---------|---------|---------|------|------------------------------------|
| 7:4 | Device Revision | 0000    | Y       | Y       | R    | Device revision                    |
| 3:0 | Device ID       | 0111    | Y       | Y       | R    | Device ID<br>0111: RICHTEK product |

Register Address: 0x0004, Register Name: VAC\_PROTECTION

| Bit | Bit Name    | Default | WDT RST | REG RST | Type | Description   |
|-----|-------------|---------|---------|---------|------|---|
| 7   | Reserved    | 0       | NA      | NA      | NA   | Reserved  |
| 6   | OVP MOS_DIS | 0       | Y       | Y       | RW   | Disable OVP GATE.<br>0: Enable OVP GATE (default)<br>1: Disable OVP GATE  |
| 5   | Reserved    | 0       | NA      | NA      | NA   | Reserved  |
| 4   | VAC_OVP_EN  | 1       | Y       | Y       | RW   | Enable VAC overvoltage protection.<br>0: Disable<br>1: Enable (default)   |
| 3:1 | VAC_OVP     | 001     | N       | Y       | RW   | VAC overvoltage threshold<br>000-110 is determined by $VAC\_OVP = 11V + VAC\_OVP[2:0] \times 1V$ .<br>Writing all 1 to these bits set the VAC_OVP to 6.5V.<br>Default = 12V |
| 0   | OVP GATE    | 0       | N       | N       | RW   | Select OVP MOS VGS voltage.<br>It is strongly prohibited when OVP MOS is turned on. Should be determined before OVP MOS is turned on.<br>0: 4.8V (default)<br>1: 10V        |

Register Address: 0x0005, Register Name: PD\_VDR\_OVP

| Bit | Bit Name             | Default | WDT RST | REG RST | Type | Description  |
|-----|----------------------|---------|---------|---------|------|--|
| 7   | VAC_PD_EN            | 0       | N       | N       | RW   | Enable VAC pull-down resistor.<br>0: Disable (default)<br>1: Enable<br>(VAC pull-down resistor is only enable for 400ms, and then this bit is reset to default.) |
| 6   | VBUS_PD_EN           | 0       | N       | Y       | RW   | Enable VBUS pull-down resistor.<br>0: Disable (default)<br>1: Enable   |
| 5   | VDR_OVP_EN           | 1       | N       | Y       | RW   | Enable Dropout overvoltage protection.<br>0: Disable<br>1: Enable (default)  |
| 4   | VDR_OVP_DEGLITCH_SET | 0       | N       | Y       | RW   | This is deglitch time after the device reaches the VDR_OVP threshold before the part stops switching.<br>0: 8μs (default)<br>1: 5ms                              |
| 3:0 | Reserved             | 0000    | NA      | NA      | NA   | Reserved   |

Register Address: 0x0006, Register Name: VBUS\_OVP

| Bit | Bit Name    | Default | WDT RST | REG RST | Type | Description   |
|-----|-------------|---------|---------|---------|------|---|
| 7   | VBUS_OVP_EN | 1       | Y       | Y       | RW   | Enable VBUS overvoltage protection.<br>0: Disable<br>1: Enable (default)  |
| 6   | Reserved    | 0       | NA      | NA      | NA   | Reserved  |
| 5:0 | VBUS_OVP    | 011101  | N       | Y       | RW   | VBUS overvoltage threshold.<br>The setting is determined by difference modes.<br>Device in DIV2 mode:<br>$VBUS\_OVP = 6V + VBUS\_OVP[5:0] \times 100mV$ , Default: 8.9V (b011101)<br>Device in BYPASS mode:<br>$VBUS\_OVP = 3V + VBUS\_OVP[5:0] \times 50mV$ , Default: 4.45V (b011101) |

Register Address: 0x0007, Register Name: IBUS\_OCP\_UCP

| Bit | Bit Name           | Default | WDT RST | REG RST | Type | Description  |
|-----|--------------------|---------|---------|---------|------|--|
| 7   | IBUS_UCP_EN        | 1       | N       | Y       | RW   | Enable IBUS undercurrent protection.<br>0: Disable<br>1: Enable (default)  |
| 6   | IBUS_UCP_THRESHOLD | 0       | N       | Y       | RW   | This bit is set the IBUS_UCP threshold and it can only be changed prior to enabling switching. The system should control the IBUS current rise to IBUS_UCP_RISE within the IBUS_UCP_TIMEOUT.<br>0: 300mA rising, 150mA falling (default)<br>1: 500mA rising, 250mA falling |
| 5   | IBUS_OCP_EN        | 1       | N       | Y       | RW   | Enable IBUS overcurrent protection.<br>0: Disable<br>1: Enable (default)   |
| 4:0 | IBUS_OCP           | 01000   | N       | Y       | RW   | IBUS overcurrent threshold.<br>$IBUS\_OCP = 1A + IBUS\_OCP[4:0] \times 250mA$ .<br>10010 to 11111: $IBUS\_OCP = 5.5A$ .<br>Default: 3A (b01000)  |

Register Address: 0x0008, Register Name: VBAT\_OVP

| Bit | Bit Name    | Default | WDT RST | REG RST | Type | Description   |
|-----|-------------|---------|---------|---------|------|---|
| 7   | VBAT_OVP_EN | 1       | N       | Y       | RW   | Enable VBAT overvoltage protection.<br>0: Disable<br>1: Enable (default)                                  |
| 6:5 | Reserved    | 00      | NA      | NA      | NA   | Reserved  |
| 4:0 | VBAT_OVP    | 00110   | N       | Y       | RW   | VBAT overvoltage threshold.<br>$VBAT\_OVP = 4.2V + VBAT\_OVP[4:0] \times 25mV$<br>Default: 4.35V (b00110) |

Register Address: 0x0009, Register Name: IBAT\_OCP

| Bit | Bit Name    | Default | WDT RST | REG RST | Type | Description   |
|-----|-------------|---------|---------|---------|------|---|
| 7   | IBAT_OCP_EN | 1       | N       | Y       | RW   | Enable IBAT overcurrent protection.<br>0: Disable<br>1: Enable (default)                                |
| 6   | Reserved    | 0       | NA      | NA      | NA   | Reserved  |
| 5:0 | IBAT_OCP    | 110100  | N       | Y       | RW   | IBAT overcurrent threshold<br>$IBAT\_OCP = 2A + IBAT\_OCP[5:0] \times 100mA$<br>Default: 7.2A (b110100) |

Register Address: 0x000A, Register Name: REG\_CTRL

| Bit | Bit Name    | Default | WDT RST | REG RST | Type | Description  |
|-----|-------------|---------|---------|---------|------|--|
| 7:6 | Reserved    | 00      | NA      | NA      | NA   | Reserved   |
| 5   | IBAT_REG_EN | 0       | N       | Y       | RW   | Enable IBAT current regulation.<br>0: Disable (default)<br>1: Enable   |
| 4:3 | IBAT_REG    | 00      | N       | Y       | RW   | These two bits set the threshold below IBAT_OCP where the part starts regulation.<br>00: 200mA below IBAT_OCP setting (default)<br>01: 300mA below IBAT_OCP setting<br>10: 400mA below IBAT_OCP setting<br>11: 500mA below IBAT_OCP setting<br>(2A is the minimum level of IBAT_REG.)  |
| 2   | VBAT_REG_EN | 0       | N       | Y       | RW   | Enable VBAT voltage regulation.<br>0: Disable (default)<br>1: Enable   |
| 1:0 | VBAT_REG    | 00      | N       | Y       | RW   | These two bits set the threshold below VBAT_OVP where the part starts regulation.<br>00: 50mV below VBAT_OVP setting (default)<br>01: 100mV below VBAT_OVP setting<br>10: 150mV below VBAT_OVP setting<br>11: 200mV below VBAT_OVP setting<br>(4.2V is the minimum level of IBAT_REG.) |

Register Address: 0x000B, Register Name: INT\_FLAG1

| Bit | Bit Name           | Default | WDT RST | REG RST | Type | Description   |
|-----|--------------------|---------|---------|---------|------|---|
| 7   | VAC_OVP_FLAG       | 0       | N       | N       | RC   | Set 1 and send an $\overline{\text{INT}}$ when a VAC_OVP event occurs.<br>0: No VAC_OVP Fault<br>1: VAC_OVP Fault has occurred (Clear upon read.)   |
| 6   | VAC_PD_FLAG        | 0       | N       | N       | RC   | Set 1 and send an $\overline{\text{INT}}$ when a VAC pull-down event occurs.<br>0: No VAC pull down<br>1: VAC pull down has occurred (Clear upon read.)   |
| 5   | VBUS_PD_FLAG       | 0       | N       | N       | RC   | Set 1 and send an $\overline{\text{INT}}$ when a VBUS pull-down event occurs.<br>0: No VBUS pull down<br>1: VBUS pull down has occurred (Clear upon read.)  |
| 4   | VDR_OVP_FLAG       | 0       | N       | N       | RC   | Set 1 and send an $\overline{\text{INT}}$ when a VDR_OVP has occurred.<br>0: No VDR_OVP Fault<br>1: VDR_OVP Fault has occurred (Clear upon read.)   |
| 3   | VBUS_OVP_FLAG      | 0       | N       | N       | RC   | Set 1 and send an $\overline{\text{INT}}$ when VBUS is over than VBUS_OVP threshold.<br>0: No VBUS_OVP Fault.<br>1: VBUS_OVP Fault has occurred. (Clear upon read.)   |
| 2   | IBUS_OCP_FLAG      | 0       | N       | N       | RC   | Set 1 and send an $\overline{\text{INT}}$ when I <sub>BUS</sub> is over than I <sub>BUS_OCP</sub> threshold.<br>0: No IBUS_OCP Fault.<br>1: IBUS_OCP Fault has occurred. (Clear upon read.)                   |
| 1   | IBUS_UCP_RISE_FLAG | 0       | N       | N       | RC   | Set 1 and send an $\overline{\text{INT}}$ when I <sub>BUS</sub> current is over than I <sub>BUS_UCP_RISE</sub> threshold.<br>0: No IBUS_UCP rising.<br>1: IBUS_UCP rising has occurred. (Clear upon read.)    |
| 0   | IBUS_UCP_FALL_FLAG | 0       | N       | N       | RC   | Set 1 and send an $\overline{\text{INT}}$ when I <sub>BUS</sub> current is lower than I <sub>BUS_UCP_FALL</sub> threshold.<br>0: No IBUS_UCP falling.<br>1: IBUS_UCP falling has occurred. (Clear upon read.) |

Register Address: 0x000C, Register Name: INT\_MASK1

| Bit | Bit Name               | Default | WDT<br>RST | REG<br>RST | Type | Description   |
|-----|------------------------|---------|------------|------------|------|---|
| 7   | VAC_OVP_<br>MASK       | 0       | N          | Y          | RW   | Masks a VAC_OVP event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask          |
| 6   | VAC_PD_<br>MASK        | 0       | N          | Y          | RW   | Masks a VAC_PD event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask           |
| 5   | VBUS_PD_<br>MASK       | 0       | N          | Y          | RW   | Masks a VBUS_PD event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask          |
| 4   | VDR_OVP_<br>MASK       | 0       | N          | Y          | RW   | Masks a VDR_OVP event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask          |
| 3   | VBUS_OVP_<br>MASK      | 0       | N          | Y          | RW   | Masks a VBUS_OVP event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask         |
| 2   | IBUS_OCP_<br>MASK      | 0       | N          | Y          | RW   | Masks a IBUS_OCP event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask         |
| 1   | IBUS_UCP_<br>RISE_MASK | 0       | N          | Y          | RW   | Masks a IBUS_UCP rising event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask  |
| 0   | IBUS_UCP_<br>FALL_MASK | 0       | N          | Y          | RW   | Masks a IBUS_UCP falling event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask |



Register Address: 0x000D, Register Name: INT\_FLAG2

| Bit | Bit Name           | Default | WDT RST | REG RST | Type | Description  |
|-----|--------------------|---------|---------|---------|------|--|
| 7   | VBAT_OVP_FLAG      | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when VBAT is over than VBAT_OVP threshold.<br>0: No VBAT_OVP Fault.<br>1: VBAT_OVP Fault has occurred.<br>(Clear upon read.)                        |
| 6   | IBAT_OCP_FLAG      | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when IBAT is over than IBAT_OCP threshold.<br>0: No IBAT_OCP Fault.<br>1: IBAT_OCP Fault has occurred.<br>(Clear upon read.)                        |
| 5   | VBAT_REG_FLAG      | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when VBAT_REG has been active.<br>0: No VBAT_REG.<br>1: VBAT_REG has occurred.<br>(Clear upon read.)  |
| 4   | IBAT_REG_FLAG      | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when IBAT_REG has been active.<br>0: No IBAT_REG.<br>1: IBAT_REG has occurred.<br>(Clear upon read.)  |
| 3   | TDIE_OTP_FLAG      | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when die temperature is over than TDIE threshold.<br>0: No TDIE_OTP Fault.<br>1: TDIE_OTP Fault has occurred.<br>(Clear upon read.)                 |
| 2   | VBUS_LOW_ERR_FLAG  | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when VBUS voltage is lower than VBUS_LOW_ERR threshold.<br>0: No VBUS_LOW_ERR Fault.<br>1: VBUS_LOW_ERR Fault has occurred.<br>(Clear upon read.)   |
| 1   | VBUS_HIGH_ERR_FLAG | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when VBUS voltage is over than VBUS_HIGH_ERR threshold.<br>0: No VBUS_HIGH_ERR Fault.<br>1: VBUS_HIGH_ERR Fault has occurred.<br>(Clear upon read.) |
| 0   | VAC_INSERT_FLAG    | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when VAC is over than VAC_INSERT threshold.<br>0: No VAC_INSERT.<br>1: VAC_INSERT has occurred.<br>(Clear upon read.)                               |

Register Address: 0x000E, Register Name: INT\_MASK2

| Bit | Bit Name           | Default | WDT RST | REG RST | Type | Description  |
|-----|--------------------|---------|---------|---------|------|--|
| 7   | VBAT_OVP_MASK      | 0       | N       | Y       | RW   | Masks a VBAT_OVP event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask      |
| 6   | IBAT_OCP_MASK      | 0       | N       | Y       | RW   | Masks a IBAT_OCP event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask      |
| 5   | VBAT_REG_MASK      | 0       | N       | Y       | RW   | Masks a VBAT_REG event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask      |
| 4   | IBAT_REG_MASK      | 0       | N       | Y       | RW   | Masks a IBAT_REG event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask      |
| 3   | TDIE_OTP_MASK      | 0       | N       | Y       | RW   | Masks a TDIE_OTP event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask      |
| 2   | VBUS_LOW_ERR_MASK  | 0       | N       | Y       | RW   | Masks a VBUS_LOW_ERR event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask  |
| 1   | VBUS_HIGH_ERR_MASK | 0       | N       | Y       | RW   | Masks a VBUS_HIGH_ERR event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask |
| 0   | VAC_INSERT_MASK    | 0       | N       | Y       | RW   | Masks a VAC_INSERT event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask    |

Register Address: 0x000F, Register Name: INT\_FLAG3

| Bit | Bit Name              | Default | WDT RST | REG RST | Type | Description  |
|-----|-----------------------|---------|---------|---------|------|--|
| 7   | VBUS_INSERT_FLAG      | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when VBUS is over than VBUS_INSERT threshold.<br>0: No VBUS_INSERT.<br>1: VBUS_INSERT has occurred.<br>(Clear upon read.)   |
| 6   | VOUT_INSERT_FLAG      | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when VOUT is over than VOUT_INSERT threshold.<br>0: No VOUT_INSERT.<br>1: VOUT_INSERT has occurred.<br>(Clear upon read.)   |
| 5   | WDT_FLAG              | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when a watchdog time out event occurs.<br>0: No watchdog time out.<br>1: Watchdog time out has occurred.<br>(Clear upon read.)  |
| 4   | VAC_UVLO_FLAG         | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when VAC is lower than VAC_INSERT threshold.<br>0: No VAC_UVLO.<br>1: VAC_UVLO has occurred.<br>(Clear upon read.)  |
| 3   | VBUS_UVLO_FLAG        | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when VBUS is lower than VBUS_INSERT threshold.<br>0: No VBUS_UVLO.<br>1: VBUS_UVLO has occurred.<br>(Clear upon read.)  |
| 2   | IBUS_UCP_TIMEOUT_FLAG | 0       | N       | N       | RC   | If IBUS is not ramped to the IBUS_UCP_RISE threshold in IBUS_UCP_TIMEOUT time after CHG_EN = 1, the converter will stop switching. Set 1 and send an $\overline{INT}$ when this event happens.<br>0: No IBUS_UCP_TIMEOUT.<br>1: IBUS_UCP_TIMEOUT has occurred.<br>(Clear upon read.) |
| 1   | ADC_DONE_FLAG         | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when ADC conversion is completed in 1-shot mode.<br>0: No ADC conversion.<br>1: ADC conversion is completed.<br>(Clear upon read.)  |
| 0   | CFLY_DIAG_FLAG        | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when CFLY short during converter soft-start.<br>0: No CFLY short.<br>1: CFLY short has occurred.<br>(Clear upon read.)  |

Register Address: 0x0010, Register Name: INT\_MASK3

| Bit | Bit Name              | Default | WDT RST | REG RST | Type | Description  |
|-----|-----------------------|---------|---------|---------|------|--|
| 7   | VBUS_INSERT_MASK      | 0       | N       | Y       | RW   | Masks a VBUS_INSERT event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask       |
| 6   | VOUT_INSERT_MASK      | 0       | N       | Y       | RW   | Masks a VOUT_INSERT event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask       |
| 5   | WDT_MASK              | 0       | N       | Y       | RW   | Masks a watchdog time out event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask |
| 4   | VAC_UVLO_MASK         | 0       | N       | Y       | RW   | Masks a VAC_UVLO event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask          |
| 3   | VBUS_UVLO_MASK        | 0       | N       | Y       | RW   | Masks a VBUS_UVLO event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask         |
| 2   | IBUS_UCP_TIMEOUT_MASK | 0       | N       | Y       | RW   | Masks a IBUS_UCP_TIMEOUT event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask  |
| 1   | ADC_DONE_MASK         | 0       | N       | Y       | RW   | Masks a ADC conversion event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask    |
| 0   | CFLY_DIAG_MASK        | 0       | N       | Y       | RW   | Masks a CFLY short event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask        |

Register Address: 0x0011, Register Name: ADC\_CTRL

| Bit | Bit Name     | Default | WDT RST | REG RST | Type | Description   |
|-----|--------------|---------|---------|---------|------|---|
| 7   | ADC_EN       | 0       | Y       | Y       | RW   | Enable ADC conversion.<br>0: Disable (default)<br>1: Enable   |
| 6   | ADC_RATE     | 0       | N       | Y       | RW   | ADC conversion rate<br>0: Continuous mode (default)<br>1: 1-shot mode<br>(In 1-shot mode, ADC_EN will be reset to 0 after ADC conversion is completed.) |
| 5   | VBUS_ADC_DIS | 0       | N       | Y       | RW   | Disable VBUS_ADC.<br>0: Enable Conversion (default)<br>1: Disable Conversion  |
| 4   | IBUS_ADC_DIS | 0       | N       | Y       | RW   | Disable IBUS_ADC.<br>0: Enable Conversion (default)<br>1: Disable Conversion  |
| 3   | VBAT_ADC_DIS | 0       | N       | Y       | RW   | Disable VBAT_ADC.<br>0: Enable Conversion (default)<br>1: Disable Conversion  |
| 2   | IBAT_ADC_DIS | 0       | N       | Y       | RW   | Disable IBAT_ADC.<br>0: Enable Conversion (default)<br>1: Disable Conversion  |
| 1   | TDIE_ADC_DIS | 0       | N       | Y       | RW   | Disable TDIE_ADC.<br>0: Enable Conversion (default)<br>1: Disable Conversion  |
| 0   | Reserved     | 0       | NA      | NA      | NA   | Reserved  |

Register Address: 0x0012, Register Name: VBUS\_ADC1

| Bit | Bit Name  | Default | WDT RST | REG RST | Type | Description  |
|-----|-----------|---------|---------|---------|------|--|
| 7:6 | Reserved  | 00      | NA      | NA      | NA   | Reserved   |
| 5:0 | VBUS_ADC1 | 000000  | N       | N       | R    | VBUS ADC high byte<br>HSB<5:0>: 8192mV, 4096mV, 2048mV, 1024mV, 512mV, 256mV |

Register Address: 0x0013, Register Name: VBUS\_ADC0

| Bit | Bit Name  | Default  | WDT RST | REG RST | Type | Description  |
|-----|-----------|----------|---------|---------|------|--|
| 7:0 | VBUS_ADC0 | 00000000 | N       | N       | R    | VBUS ADC low byte<br>LSB<7:0>: 128mV, 64mV, 32mV, 16mV, 8mV, 4mV, 2mV, 1mV |

Register Address: 0x0014, Register Name: IBUS\_ADC1

| Bit | Bit Name  | Default | WDT RST | REG RST | Type | Description  |
|-----|-----------|---------|---------|---------|------|--|
| 7:6 | Reserved  | 00      | NA      | NA      | NA   | Reserved   |
| 5:0 | IBUS_ADC1 | 000000  | N       | N       | R    | IBUS ADC high byte<br>HSB<5:0>: 8192mA, 4096mA, 2048mA, 1024mA, 512mA, 256mA |

Register Address: 0x0015, Register Name: IBUS\_ADC0

| Bit | Bit Name  | Default  | WDT RST | REG RST | Type | Description  |
|-----|-----------|----------|---------|---------|------|--|
| 7:0 | IBUS_ADC0 | 00000000 | N       | N       | R    | IBUS ADC low byte<br>LSB<7:0>: 128mA, 64mA, 32mA, 16mA, 8mA, 4mA, 2mA, 1mA |

Register Address: 0x0016, Register Name: VBAT\_ADC1

| Bit | Bit Name  | Default | WDT RST | REG RST | Type | Description  |
|-----|-----------|---------|---------|---------|------|--|
| 7:6 | Reserved  | 00      | NA      | NA      | NA   | Reserved   |
| 5:0 | VBAT_ADC1 | 000000  | N       | N       | R    | VBAT ADC high byte<br>HSB<5:0>: 8192mV, 4096mV, 2048mV, 1024mV, 512mV, 256mV |

Register Address: 0x0017, Register Name: VBAT\_ADC0

| Bit | Bit Name  | Default  | WDT RST | REG RST | Type | Description  |
|-----|-----------|----------|---------|---------|------|--|
| 7:0 | VBAT_ADC0 | 00000000 | N       | N       | R    | VBAT ADC low byte<br>LSB<7:0>: 128mV, 64mV, 32mV, 16mV, 8mV, 4mV, 2mV, 1mV |

Register Address: 0x0018, Register Name: IBAT\_ADC1

| Bit | Bit Name  | Default | WDT RST | REG RST | Type | Description  |
|-----|-----------|---------|---------|---------|------|--|
| 7:6 | Reserved  | 00      | NA      | NA      | NA   | Reserved   |
| 5:0 | IBAT_ADC1 | 000000  | N       | N       | R    | IBAT ADC high byte<br>HSB<5:0>: 8192mA, 4096mA, 2048mA, 1024mA, 512mA, 256mA |

Register Address: 0x0019, Register Name: IBAT\_ADC0

| Bit | Bit Name  | Default  | WDT RST | REG RST | Type | Description  |
|-----|-----------|----------|---------|---------|------|--|
| 7:0 | IBAT_ADC0 | 00000000 | N       | N       | R    | IBAT ADC low byte<br>LSB<7:0>: 128mA, 64mA, 32mA, 16mA, 8mA, 4mA, 2mA, 1mA |

Register Address: 0x001A, Register Name: TDIE\_ADC0

| Bit | Bit Name | Default  | WDT RST | REG RST | Type | Description  |
|-----|----------|----------|---------|---------|------|--|
| 7:0 | TDIE_ADC | 00000000 | N       | N       | R    | TDIE ADC LSB<7:0>: 128°C, 64°C, 32°C, 16°C, 8°C, 4°C, 2°C, 1°C<br>TDIE = -40°C + TDIE_ADC<7:0> x 1°C |

Register Address: 0x0044, Register Name: BC12\_CTL

| Bit | Bit Name        | Default | WDT RST | REG RST | Type | Description  |
|-----|-----------------|---------|---------|---------|------|--|
| 7   | BC12_EN         | 0       | Y       | Y       | RW   | Enable BC1.2 detection.<br>0: Disable BC1.2 detection (default)<br>1: Enable BC1.2 detection<br>(BC1.2 detection cannot be enable if DP_SYNCOUT_CFG = 1, DM_TS_CFG = 1)            |
| 6:5 | DCD_TIMEOUT_SET | 01      | Y       | Y       | RW   | BC1.2 data contact timer.<br>00: Disable DCD timeout function<br>01: Enable 600ms DCD timeout function (default)<br>10: Enable 900ms DCD timeout function<br>11: Wait data contact |
| 4   | VLGC_OPT        | 0       | Y       | Y       | RW   | Enable primary detection high reference voltage option.<br>0: Disable (default)<br>1: Enable   |
| 3:2 | HOST_MODE       | 00      | Y       | Y       | RW   | Host mode setting in OTG.<br>00: DPDM floating (default)<br>01: SDP<br>10: CDP<br>11: DCP  |
| 1:0 | Reserved        | 00      | NA      | NA      | NA   | Reserved   |

Register Address: 0x0045, Register Name: BC12\_FLAG1

| Bit | Bit Name       | Default | WDT RST | REG RST | Type | Description   |
|-----|----------------|---------|---------|---------|------|---|
| 7:4 | Reserved       | 0000    | NA      | NA      | NA   | Reserved  |
| 3   | BC12_DONE_FLAG | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when BC1.2 detection done.<br>0: BC1.2 detection not ready<br>1: BC12_DONE_STAT rising detection done (Clear upon read.)   |
| 2   | DCDT_FLAG      | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when data contact detection fail in DCD_TIMEOUT time.<br>0: DCD Timeout event of BC1.2 detection not occurs<br>1: DCD Timeout event of BC1.2 detection occurs (Clear upon read.)               |
| 1   | CDP_DONE_FLAG  | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when CDP flow done.<br>0: No CDP flow<br>1: CDP flow done<br>(This bit will be updated when HOST mode is changed.)<br>(Clear upon read.)   |
| 0   | CDP_PD_FLAG    | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when CDP primary detection start.<br>0: CDP primary detection does not start<br>1: CDP primary detection starts<br>(This bit will be updated when HOST mode is changed.)<br>(Clear upon read.) |



Register Address: 0x0046, Register Name: BC12\_STAT1

| Bit | Bit Name       | Default | WDT RST | REG RST | Type | Description  |
|-----|----------------|---------|---------|---------|------|--|
| 7:5 | USB_STATUS     | 000     | N       | Y       | R    | 000: No VBUS<br>001: VBUS flow is under going<br>010: SDP<br>011: NSTD<br>100: DCP<br>101: CDP<br>110: Reserved<br>111: Reserved                                     |
| 4   | Reserved       | 0       | NA      | NA      | NA   | Reserved   |
| 3   | BC12_DONE_STAT | 0       | N       | N       | R    | BC12 status bit<br>0: BC12 NOT complete<br>1: BC12 complete  |
| 2   | Reserved       | 0       | NA      | NA      | NA   | Reserved   |
| 1   | CDP_DONE_STAT  | 0       | N       | N       | R    | CDP flow done<br>0: No CDP flow<br>1: CDP flow done.<br>(This bit will be updated when HOST mode is changed.)  |
| 0   | CDP_PD_STAT    | 0       | N       | N       | R    | CDP primary detection start.<br>0: CDP primary detection does not start<br>1: CDP primary detection started<br>(This bit will be updated when HOST mode is changed.) |

Register Address: 0x0047, Register Name: BC12\_MASK1

| Bit | Bit Name       | Default | WDT RST | REG RST | Type | Description   |
|-----|----------------|---------|---------|---------|------|---|
| 7:4 | Reserved       | 0000    | NA      | NA      | NA   | Reserved  |
| 3   | BC12_DONE_MASK | 0       | N       | Y       | RW   | Masks a BC12_DONE event to send an $\overline{INT}$ .<br>0: Unmask (default)<br>1: Mask |
| 2   | DCDT_MASK      | 0       | N       | Y       | RW   | Masks a DCDT event to send an $\overline{INT}$ .<br>0: Unmask (default)<br>1: Mask      |
| 1   | CDP_DONE_MASK  | 0       | N       | Y       | RW   | Masks a CDP_DONE event to send an $\overline{INT}$ .<br>0: Unmask (default)<br>1: Mask  |
| 0   | CDP_PD_MASK    | 0       | N       | Y       | RW   | Masks a CDP_PD event to send an $\overline{INT}$ .<br>0: Unmask (default)<br>1: Mask    |

Register Address: 0x0048, Register Name: DPDM\_CTL

| Bit | Bit Name                | Default | WDT RST | REG RST | Type | Description   |
|-----|-------------------------|---------|---------|---------|------|---|
| 7   | SET_DPDM_EN             | 0       | N       | Y       | RW   | Enable DP, DM voltage setting function.<br>0: Disable DP, DM set function (default)<br>1: Enable DP, DM set function  |
| 6:4 | SET_DP                  | 000     | N       | Y       | RW   | DP output voltage selection.<br>000: Set DP to HZ (default)<br>001: Set DP to 0 V<br>010: Set DP to 0.6V<br>011: Set DP to 1.8V<br>100: Set DP to 2.8V<br>101: Set DP to 3.3V<br>110 to 111: Reserved |
| 3:1 | SET_DM                  | 000     | N       | Y       | RW   | DM output voltage selection.<br>000: Set DM to HZ (default)<br>001: Set DM to 0 V<br>010: Set DM to 0.6V<br>011: Set DM to 1.8V<br>100: Set DM to 2.8V<br>101: Set DM to 3.3V<br>110 to 111: Reserved |
| 0   | VAC_INSERT_PROTOCOL_DIS | 0       | N       | Y       | RW   | 0: DPDM protocol can be enable with VAC_INSERT_STATUS = 1 (default)<br>1: DPDM protocol can be enable with VAC_INSERT_STATUS = 1 or 0   |

Register Address: 0x0049, Register Name: INT\_FLAG4

| Bit | Bit Name          | Default | WDT RST | REG RST | Type | Description   |
|-----|-------------------|---------|---------|---------|------|---|
| 7   | VBAT_OVP_ALM_FLAG | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when VBAT is over than VBAT_OVP_ALM threshold.<br>0: No VBAT_OVP_ALM Fault<br>1: VBAT_OVP_ALM Fault has occurred (Clear upon read.)            |
| 6   | IBAT_OCP_ALM_FLAG | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when IBAT is over than IBAT_OCP_ALM threshold.<br>0: No IBAT_OCP_ALM Fault<br>1: IBAT_OCP_ALM Fault has occurred (Clear upon read.)            |
| 5   | VBUS_OVP_ALM_FLAG | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when VBUS is over than VBUS_OVP_ALM threshold.<br>0: No VBUS_OVP_ALM Fault<br>1: VBUS_OVP_ALM Fault has occurred (Clear upon read.)            |
| 4   | IBUS_OCP_ALM_FLAG | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when IBUS is over than IBUS_OCP_ALM threshold.<br>0: No IBUS_OCP_ALM Fault<br>1: IBUS_OCP_ALM Fault has occurred (Clear upon read.)            |
| 3   | IBAT_UCP_ALM_FLAG | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when IBAT current is lower than IBAT_UCP_ALM threshold.<br>0: No IBAT_UCP_ALM rising<br>1: IBAT_UCP_ALM rising has occurred (Clear upon read.) |
| 2   | IBUS_UCP_ALM_FLAG | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when IBUS current is lower than IBUS_UCP_ALM threshold.<br>0: No IBUS_UCP_ALM rising<br>1: IBUS_UCP_ALM rising has occurred (Clear upon read.) |
| 1   | TDIE_OTP_ALM_FLAG | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when die temperature is over than TDIE_ALM threshold.<br>0: No TDIE_OTP_ALM Fault<br>1: TDIE_OTP_ALM Fault has occurred (Clear upon read.)     |
| 0   | VOUT_OVP_FLAG     | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when VOUT is over than VOUT_OVP threshold.<br>0: No VOUT_OVP Fault<br>1: VOUT_OVP Fault has occurred (Clear upon read.)                        |

Register Address: 0x004A, Register Name: INT\_MASK4

| Bit | Bit Name          | Default | WDT RST | REG RST | Type | Description   |
|-----|-------------------|---------|---------|---------|------|---|
| 7   | VBAT_OVP_ALM_MASK | 0       | N       | Y       | RW   | Masks a VBAT_OVP_ALM event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask |
| 6   | IBAT_OCP_ALM_MASK | 0       | N       | Y       | RW   | Masks a IBAT_OCP_ALM event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask |
| 5   | VBUS_OVP_ALM_MASK | 0       | N       | Y       | RW   | Masks a VBUS_OVP_ALM event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask |
| 4   | IBUS_OCP_ALM_MASK | 0       | N       | Y       | RW   | Masks a IBUS_OCP_ALM event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask |
| 3   | IBAT_UCP_ALM_MASK | 0       | N       | Y       | RW   | Masks a IBAT_UCP_ALM event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask |
| 2   | IBUS_UCP_ALM_MASK | 0       | N       | Y       | RW   | Masks a IBUS_UCP_ALM event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask |
| 1   | TDIE_OTP_ALM_MASK | 0       | N       | Y       | RW   | Masks a TDIE_OTP_ALM event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask |
| 0   | VOUT_OVP_MASK     | 0       | N       | N       | RW   | Masks a VOUT_OVP event to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask     |

Register Address: 0x004B, Register Name: INT\_STAT1

| Bit | Bit Name      | Default | WDT RST | REG RST | Type | Description  |
|-----|---------------|---------|---------|---------|------|--|
| 7   | VAC_OVP_STAT  | 0       | N       | N       | R    | Set 1 when a VAC_OVP event occurs. Persists until condition is no longer valid.<br>0: No VAC_OVP Fault<br>1: VAC_OVP Fault has occurred.                 |
| 6:5 | Reserved      | 00      | NA      | NA      | NA   | Reserved   |
| 4   | VDR_OVP_STAT  | 0       | N       | N       | R    | Set 1 when a VDR_OVP has occurred. Persists until condition is no longer valid.<br>0: No VDR_OVP Fault<br>1: VDR_OVP Fault has occurred.                 |
| 3   | VBUS_OVP_STAT | 0       | N       | N       | R    | Set 1 when VBUS is over than VBUS_OVP threshold. Persists until condition is no longer valid.<br>0: No VBUS_OVP Fault<br>1: VBUS_OVP Fault has occurred. |
| 2   | IBUS_OCP_STAT | 0       | N       | N       | R    | Set 1 when IBUS is over than IBUS_OCP threshold. Persists until condition is no longer valid.<br>0: No IBUS_OCP Fault<br>1: IBUS_OCP Fault has occurred. |
| 1:0 | Reserved      | 00      | NA      | NA      | NA   | Reserved   |

Register Address: 0x004C, Register Name: INT\_STAT2

| Bit | Bit Name           | Default | WDT RST | REG RST | Type | Description   |
|-----|--------------------|---------|---------|---------|------|---|
| 7   | VBAT_OVP_STAT      | 0       | N       | N       | R    | Set 1 when VBAT is over than VBAT_OVP threshold. Persists until condition is no longer valid.<br>0: No VBAT_OVP Fault.<br>1: VBAT_OVP Fault has occurred.                   |
| 6   | IBAT_OCP_STAT      | 0       | N       | N       | R    | Set 1 when IBAT is over than IBAT_OCP threshold. Persists until condition is no longer valid.<br>0: No IBAT_OCP Fault.<br>1: IBAT_OCP Fault has occurred.                   |
| 5   | VBAT_REG_STAT      | 0       | N       | N       | R    | Set 1 when VBAT_REG has been active. Persists until condition is no longer valid.<br>0: No VBAT_REG.<br>1: VBAT_REG has occurred.   |
| 4   | IBAT_REG_STAT      | 0       | N       | N       | R    | Set 1 when IBAT_REG has been active. Persists until condition is no longer valid.<br>0: No IBAT_REG.<br>1: IBAT_REG has occurred.   |
| 3   | TDIE_OTP_STAT      | 0       | N       | N       | R    | Set 1 when die temperature is over than TDIE threshold. Persists until condition is no longer valid.<br>0: No TDIE_OTP Fault.<br>1: TDIE_OTP Fault has occurred.            |
| 2   | VBUS_LOW_ERR_STAT  | 0       | N       | N       | R    | Set 1 when VBUS voltage is lower VBUS_LOW_ERR threshold. Persists until condition is no longer valid.<br>0: No VBUS_LOW_ERR Fault<br>1: VBUS_LOW_ERR Fault has occurred.    |
| 1   | VBUS_HIGH_ERR_STAT | 0       | N       | N       | R    | Set 1 when VBUS voltage is over VBUS_HIGH_ERR threshold. Persists until condition is no longer valid.<br>0: No VBUS_HIGH_ERR Fault.<br>1: VBUS_HIGH_ERR Fault has occurred. |
| 0   | VAC_INSERT_STAT    | 0       | N       | N       | R    | Set 1 when VAC is over than VAC_INSERT threshold. Persists until condition is no longer valid.<br>0: No VAC_INSERT.<br>1: VAC_INSERT has occurred.                          |

Register Address: 0x004D, Register Name: INT\_STAT3

| Bit | Bit Name              | Default | WDT RST | REG RST | Type | Description  |
|-----|-----------------------|---------|---------|---------|------|--|
| 7   | VBUS_INSERT_STAT      | 0       | N       | N       | R    | Set 1 when VBUS is over than VBUS_INSERT threshold. Persists until condition is no longer valid.<br>0: No VBUS_INSERT.<br>1: VBUS_INSERT has occurred.   |
| 6   | VOUT_INSERT_STAT      | 0       | N       | N       | R    | Set 1 when VOUT is over than VOUT_INSERT threshold. Persists until condition is no longer valid.<br>0: No VOUT_INSERT<br>1: VOUT_INSERT has occurred.  |
| 5   | Reserved              | 0       | NA      | NA      | NA   | Reserved   |
| 4   | VAC_UVLO_STAT         | 0       | N       | N       | R    | Set 1 when VAC is lower than VAC_INSERT threshold. Persists until condition is no longer valid.<br>0: No VAC_UVLO.<br>1: VAC_UVLO has occurred.  |
| 3   | VBUS_UVLO_STAT        | 0       | N       | N       | R    | Set 1 when VBUS is lower than VBUS_INSERT threshold. Persists until condition is no longer valid.<br>0: No VBUS_UVLO.<br>1: VBUS_UVLO has occurred.  |
| 2   | IBUS_UCP_TIMEOUT_STAT | 0       | N       | N       | R    | Set 1 when IBUS_UCP_TIMEOUT is occurring. Persists until condition is no longer valid.<br>0: No IBUS_UCP_TIMEOUT.<br>1: IBUS_UCP_TIMEOUT is occurring.   |
| 1   | ADC_DONE_STAT         | 0       | N       | N       | R    | Set 1 when the ADC conversion is completed in 1-shot mode. This bit will change to '0' when an ADC conversion is requested in 1-shot mode, and it will change back to '1' when the conversion is complete. During continuous conversion mode, this bit will be '0'<br>0: Conversion not complete.<br>1: Conversion complete. |
| 0   | Reserved              | 0       | NA      | NA      | NA   | Reserved   |

Register Address: 0x004E, Register Name: INT\_STAT4

| Bit | Bit Name          | Default | WDT RST | REG RST | Type | Description   |
|-----|-------------------|---------|---------|---------|------|---|
| 7   | VBAT_OVP_ALM_STAT | 0       | N       | N       | R    | Set 1 when VBAT is over than VBAT_OVP_ALM threshold. Persists until condition is no longer valid.<br>0: No VBAT_OVP_ALM Fault<br>1: VBAT_OVP_ALM Fault has occurred.            |
| 6   | IBAT_OCP_ALM_STAT | 0       | N       | N       | R    | Set 1 when IBAT is over than IBAT_OCP_ALM threshold. Persists until condition is no longer valid.<br>0: No IBAT_OCP_ALM Fault<br>1: IBAT_OCP_ALM Fault has occurred.            |
| 5   | VBUS_OVP_ALM_STAT | 0       | N       | N       | R    | Set 1 when VBUS is over than VBUS_OVP_ALM threshold. Persists until condition is no longer valid.<br>0: No VBUS_OVP_ALM Fault<br>1: VBUS_OVP_ALM Fault has occurred.            |
| 4   | IBUS_OCP_ALM_STAT | 0       | N       | N       | R    | Set 1 when IBUS is over than IBUS_OCP_ALM threshold. Persists until condition is no longer valid.<br>0: No IBUS_OCP_ALM Fault<br>1: IBUS_OCP_ALM Fault has occurred.            |
| 3   | IBAT_UCP_ALM_STAT | 0       | N       | N       | R    | Set 1 when IBAT current is lower than IBAT_UCP_ALM threshold. Persists until condition is no longer valid.<br>0: No IBAT_UCP_ALM rising<br>1: IBAT_UCP_ALM rising has occurred. |
| 2   | IBUS_UCP_ALM_STAT | 0       | N       | N       | R    | Set 1 when IBUS current is lower than IBUS_UCP_ALM threshold. Persists until condition is no longer valid.<br>0: No IBUS_UCP_ALM rising<br>1: IBUS_UCP_ALM rising has occurred. |
| 1   | TDIE_OTP_ALM_STAT | 0       | N       | N       | R    | Set 1 when die temperature is over than TDIE_OTP_ALM threshold. Persists until condition is no longer valid.<br>0: No TDIE_OTP_ALM Fault<br>1: TDIE_OTP_ALM Fault has occurred. |
| 0   | VOUT_OVP_STAT     | 0       | N       | N       | R    | Set 1 when VOUT is over than VOUT_OVP threshold. Persists until condition is no longer valid.<br>0: No VOUT_OVP Fault<br>1: VOUT_OVP Fault has occurred.                        |



Register Address: 0x004F, Register Name: VBAT\_OVP\_ALM

| Bit | Bit Name         | Default | WDT RST | REG RST | Type | Description   |
|-----|------------------|---------|---------|---------|------|---|
| 7   | VBAT_OVP_ALM_DIS | 0       | N       | Y       | RW   | Disable VBAT_OVP_ALM.<br>0: Enable (default)<br>1: Disable  |
| 6:5 | Reserved         | 00      | NA      | NA      | NA   | Reserved  |
| 4:0 | VBAT_OVP_ALM     | 00000   | N       | Y       | RW   | Battery overvoltage alarm threshold.<br>VBAT_OVP_ALM<br>= 4.2V + VBAT_OVP_ALM[4:0] x 25mV<br>Default: 4.2V (b00000) |

Register Address: 0x0050, Register Name: IBAT\_OCP\_ALM

| Bit | Bit Name         | Default | WDT RST | REG RST | Type | Description   |
|-----|------------------|---------|---------|---------|------|---|
| 7   | IBAT_OCP_ALM_DIS | 0       | N       | Y       | RW   | Disable IBAT_OCP_ALM.<br>0: Enable (default)<br>1: Disable  |
| 6   | Reserved         | 0       | NA      | NA      | NA   | Reserved  |
| 5:0 | IBAT_OCP_ALM     | 110010  | N       | Y       | RW   | Battery overcurrent alarm threshold.<br>IBAT_OCP_ALM<br>= 2A + IBAT_OCP_ALM[5:0] X 100mA<br>Default: 7A (b110010) |

Register Address: 0x0051, Register Name: VBUS\_OVP\_ALM

| Bit | Bit Name         | Default | WDT RST | REG RST | Type | Description  |
|-----|------------------|---------|---------|---------|------|--|
| 7   | VBUS_OVP_ALM_DIS | 0       | N       | Y       | RW   | Disable VBUS_OVP_ALM.<br>0: Enable (default)<br>1: Disable   |
| 6   | Reserved         | 0       | NA      | NA      | NA   | Reserved   |
| 5:0 | VBUS_OVP_ALM     | 011100  | N       | Y       | RW   | VBUS overvoltage alarm threshold.<br>The setting is determined by difference modes.<br>Device in DIV2 mode: $V_{BUS\_OVP} = 6V + V_{BUS\_OVP}[5:0] \times 100mV$ , Default: 8.8V (b011100)<br>Device in BYPASS mode: $V_{BUS\_OVP} = 3V + V_{BUS\_OVP}[5:0] \times 50mV$ , Default: 4.4V (b011100) |

Register Address: 0x0052, Register Name: IBUS\_OCP\_ALM

| Bit | Bit Name         | Default | WDT RST | REG RST | Type | Description  |
|-----|------------------|---------|---------|---------|------|--|
| 7   | IBUS_OCP_ALM_DIS | 0       | N       | Y       | RW   | Disable IBUS_OCP_ALM.<br>0: Enable (default)<br>1: Disable   |
| 6   | Reserved         | 0       | NA      | NA      | NA   | Reserved   |
| 5:0 | IBUS_OCP_ALM     | 011100  | N       | Y       | RW   | IBUS overcurrent alarm threshold.<br>The setting is determined by $IBUS\_OCP\_ALM = IBUS\_OCP\_ALM[5:0] \times 100mA$ .<br>Default: 2.8A (b011100) |

Register Address: 0x0053, Register Name: IBAT\_UCP\_ALM

| Bit | Bit Name         | Default | WDT RST | REG RST | Type | Description  |
|-----|------------------|---------|---------|---------|------|--|
| 7   | IBAT_UCP_ALM_DIS | 0       | N       | Y       | RW   | Disable IBAT_UCP_ALM.<br>0: Enable (default)<br>1: Disable   |
| 6   | Reserved         | 0       | NA      | NA      | NA   | Reserved   |
| 5:0 | IBAT_UCP_ALM     | 101000  | N       | Y       | RW   | IBAT undercurrent alarm threshold.<br>$IBAT\_UCP\_ALM = IBAT\_UCP\_ALM [5:0] \times 50mA$<br>Default: 2A (b101000) |

Register Address: 0x0054, Register Name: IBUS\_UCP\_ALM

| Bit | Bit Name         | Default | WDT RST | REG RST | Type | Description   |
|-----|------------------|---------|---------|---------|------|---|
| 7   | IBUS_UCP_ALM_DIS | 0       | N       | Y       | RW   | Disable IBUS_UCP_ALM.<br>0: Enable (default)<br>1: Disable  |
| 6:0 | IBUS_UCP_ALM     | 0101000 | N       | Y       | RW   | IBUS undercurrent alarm threshold.<br>$IBUS\_UCP\_ALM = IBUS\_UCP\_ALM [6:0] \times 25mA$<br>Default: 1A (b0101000) |

Register Address: 0x0055, Register Name: TDIE\_OTP\_ALM

| Bit | Bit Name         | Default | WDT RST | REG RST | Type | Description  |
|-----|------------------|---------|---------|---------|------|--|
| 7   | TDIE_OTP_ALM_DIS | 0       | N       | Y       | RW   | Disable TDIE_OTP_ALM.<br>0: Enable (default)<br>1: Disable   |
| 6:0 | TDIE_OTP_ALM     | 1100100 | N       | Y       | RW   | TDIE alarm threshold.<br>$TDIE\_ALM = 25^{\circ}C + TDIE\_ALM[6:0] \times 1^{\circ}C$<br>Default: 125°C (b1100100) |

Register Address: 0x0056, Register Name: VOUT\_ADC1

| Bit | Bit Name     | Default | WDT RST | REG RST | Type | Description  |
|-----|--------------|---------|---------|---------|------|--|
| 7   | VOUT_ADC_DIS | 0       | N       | Y       | RW   | Disable VOUT_ADC.<br>0: Enable conversion (default)<br>1: Disable conversion |
| 6   | Reserved     | 0       | NA      | NA      | NA   | Reserved   |
| 5:0 | VOUT_ADC1    | 000000  | N       | N       | R    | VOUT ADC high byte<br>HSB<5:0>: 8192mV, 4096mV, 2048mV, 1024mV, 512mV, 256mV |

Register Address: 0x0057, Register Name: VOUT\_ADC0

| Bit | Bit Name  | Default  | WDT RST | REG RST | Type | Description  |
|-----|-----------|----------|---------|---------|------|--|
| 7:0 | VOUT_ADC0 | 00000000 | N       | N       | R    | VOUT ADC low byte<br>LSB<7:0>: 128mV, 64mV, 32mV, 16mV, 8mV, 4mV, 2mV, 1mV |

Register Address: 0x0058, Register Name: DP\_ADC1

| Bit | Bit Name   | Default | WDT RST | REG RST | Type | Description  |
|-----|------------|---------|---------|---------|------|--|
| 7   | DP_ADC_DIS | 1       | N       | Y       | RW   | Disable DP ADC.<br>0: Enable<br>1: Disable (default)                       |
| 6   | Reserved   | 0       | NA      | NA      | NA   | Reserved   |
| 5:0 | DP_ADC1    | 000000  | N       | Y       | R    | DP ADC high byte<br>HSB<5:0>: 8192mV, 4096mV, 2048mV, 1024mV, 512mV, 256mV |

Register Address: 0x0059, Register Name: DP\_ADC0

| Bit | Bit Name | Default  | WDT RST | REG RST | Type | Description   |
|-----|----------|----------|---------|---------|------|---|
| 7:0 | DP_ADC0  | 00000000 | N       | Y       | R    | DP ADC<br>LSB<7:0>: 128mV, 64mV, 32mV, 16mV, 8mV, 4mV, 2mV, 1mV |

Register Address: 0x005A, Register Name: DM\_ADC1

| Bit | Bit Name   | Default | WDT RST | REG RST | Type | Description  |
|-----|------------|---------|---------|---------|------|--|
| 7   | DM_ADC_DIS | 1       | N       | Y       | RW   | Disable DM ADC.<br>0: Enable<br>1: Disable (default)                       |
| 6   | Reserved   | 0       | NA      | NA      | NA   | Reserved   |
| 5:0 | DM_ADC1    | 000000  | N       | Y       | R    | DM ADC high byte<br>HSB<5:0>: 8192mV, 4096mV, 2048mV, 1024mV, 512mV, 256mV |

Register Address: 0x005B, Register Name: DM\_ADC0

| Bit | Bit Name | Default  | WDT RST | REG RST | Type | Description  |
|-----|----------|----------|---------|---------|------|--|
| 7:0 | DM_ADC0  | 00000000 | N       | Y       | R    | DM ADC low byte<br>LSB<7:0>: 128mV, 64mV, 32mV, 16mV, 8mV, 4mV, 2mV, 1mV |

Register Address: 0x005C, Register Name: CON\_STAT

| Bit | Bit Name           | Default | WDT RST | REG RST | Type | Description  |
|-----|--------------------|---------|---------|---------|------|--|
| 7   | CON_SWITCHING_STAT | 0       | N       | N       | R    | Set 1 and send an $\overline{INT}$ when the converter start switching and IBUS_UCP_TIMEOUT timer start. Only one $\overline{INT}$ is sent when switching starts. Persists until condition is no longer valid.<br>0: No CON_SWITCHING<br>1: SWITCHING is occurring. |
| 6   | CON_SWITCHING_MASK | 0       | N       | N       | RW   | Masks a CON_SWITCHING event to send an $\overline{INT}$ .<br>0: Unmask (default)<br>1: Mask  |
| 5:4 | IC_STAT            | 00      | N       | N       | R    | Indicate converter operation status.<br>00: Standby mode<br>01: Bypass mode<br>10: Forward DIV2 mode<br>11: Reserved   |
| 3:0 | Reserved           | 0000    | NA      | NA      | NA   | Reserved   |

Register Address: 0x005D, Register Name: IBUS\_UCP\_TIMEOUT

| Bit | Bit Name                   | Default | WDT RST | REG RST | Type | Description   |
|-----|----------------------------|---------|---------|---------|------|---|
| 7:5 | IBUS_UCP_TIMEOUT           | 111     | N       | Y       | RW   | Adjustable timeout for IBUS to rise to IBUS_UCP_RISE threshold.<br>000: Timeout disabled<br>001: 12.5ms<br>010: 25ms<br>011: 50ms<br>100: 100ms<br>101: 400ms<br>110: 1.5s<br>111: 100s (default) |
| 4   | Reserved                   | 0       | NA      | NA      | NA   | Reserved  |
| 3   | IBUS_UCP_FALL_DEGLITCH_SET | 0       | N       | Y       | RW   | This bit sets the deglitch time for VBUS_UCP_FALL.<br>0: 22μs (default)<br>1: 5ms   |
| 2:0 | Reserved                   | 000     | NA      | NA      | NA   | Reserved  |

Register Address: 0x005E, Register Name: other1

| Bit | Bit Name               | Default | WDT RST | REG RST | Type | Description  |
|-----|------------------------|---------|---------|---------|------|--|
| 7   | EN_I2C_LEVEL_DETECTION | 1       | NA      | NA      | RW   | 0: Disable<br>1: Enable (default)  |
| 6   | I2C_level              | 1       | NA      | NA      | RW   | 0: 1.8V<br>1: 1.2V (default)   |
| 5:4 | Reserved               | 00      | NA      | NA      | NA   | Reserved   |
| 3   | VOUT_OVP_EN            | 1       | N       | Y       | RW   | Enable VOUT overvoltage protection.<br>0: Disable<br>1: Enable (default)   |
| 2   | Reserved               | 1       | NA      | NA      | NA   | Reserved   |
| 1:0 | IBAT_RSEN              | 01      | N       | N       | RW   | This bit selects the external battery current sense resistor value.<br>00: 1mΩ<br>01: 2mΩ (default)<br>10: 5mΩ<br>11: 10mΩ |

Register Address: 0x005F, Register Name: other2

| Bit | Bit Name            | Default | WDT RST | REG RST | Type | Description  |
|-----|---------------------|---------|---------|---------|------|--|
| 7   | DP_SYNCOUT_CFG      | 0       | N       | N       | RW   | DP_SYNCOUT pin configuration.<br>0: DP_SYNCOUT pin is configured as DP pin. (default)<br>1: DP_SYNCOUT pin is configured as SYNCOUT pin.<br>(All DP pin functions are invalid when DP_SYNCOUT = 1.)  |
| 6   | DM_TS_CFG           | 0       | N       | N       | RW   | DM_TS pin configuration.<br>0: DM_TS pin is configured as DM pin. (default)<br>1: DM_TS pin is configured as TS pin.<br>(All TS functions are invalid when DM_TS = 0. All DM pin functions are invalid when DM_TS = 1.)                            |
| 5   | BATN_SRP_SYNCIN_CFG | 0       | N       | N       | RW   | BATN/SRP_SYNCIN pin configuration<br>0: BATN/SRP_SYNCIN pin is configured as BATN/SRP pin. (default)<br>1: BATN/SRP_SYNCIN pin is configured as SYNCIN pin.<br>(All sensing and protection of VBAT and IBAT are invalid when BATN/SRP_SYNCIN = 1.) |
| 4   | Reserved            | 0       | NA      | NA      | NA   | Reserved   |
| 3   | TS_OTP_FLAG         | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when TS ADC is lower than TS_OTP threshold.<br>0: No TS_OTP<br>1: TS_OTP has occurred.<br>(Clear upon read.)  |
| 2   | TS_OTP_MASK         | 0       | N       | Y       | RW   | Masks a TS_OTP event to send an $\overline{INT}$<br>0: Unmask (default)<br>1: Mask   |
| 1   | TS_OTP_STAT         | 0       | N       | N       | R    | Set 1 when TS ADC is lower than TS_OTP threshold. Persists until condition is no longer valid.<br>0: No TS_OTP<br>1: TS_OTP has occurred.  |
| 0   | TS_OTP_EN           | 0       | N       | Y       | RW   | Enable TS_OTP.<br>0: Disable (default)<br>1: Enable  |

Register Address: 0x0060, Register Name: TS\_OTP

| Bit | Bit Name | Default  | WDT RST | REG RST | Type | Description   |
|-----|----------|----------|---------|---------|------|---|
| 7:0 | TS_OTP   | 00000000 | N       | Y       | RW   | TS_OTP Threshold<br>TS_OTP = TS_OTP[7:0] x 7mV<br>Default: 0V (b00000000) |

Register Address: 0x0061, Register Name: DPDM\_OV\_ALM

| Bit | Bit Name        | Default | WDT RST | REG RST | Type | Description   |
|-----|-----------------|---------|---------|---------|------|---|
| 7   | DP_OV_ALM_FLAG  | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when DP_ADC is over than 4.5V.<br>0: No DP_OV_ALM Fault<br>1: DP_OV_ALM Fault has occurred.<br>(Clear upon read.)      |
| 6   | DM_OV_ALM_FLAG  | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ when DM_ADC is over than 4.5V.<br>0: No DM_OV_ALM Fault<br>1: DM_OV_ALM Fault has occurred.<br>(Clear upon read.)      |
| 5   | DP_OV_ALM_STAT  | 0       | N       | N       | R    | DP_OV_ALM status when DP_ADC is over than 4.5V. Persists until condition is no longer valid.<br>0: No DP_OV_ALM fault<br>1: DP_OV_ALM fault has occurred. |
| 4   | DM_OV_ALM_STAT  | 0       | N       | N       | R    | DM_OV_ALM status when DM_ADC is over than 4.5V. Persists until condition is no longer valid.<br>0: No DM_OV_ALM fault<br>1: DM_OV_ALM fault has occurred. |
| 3   | DP_OV_ALM_MASK  | 0       | N       | Y       | RW   | Masks a DP_OV_ALM event to send an $\overline{INT}$ .<br>0: Unmask (default)<br>1: Mask   |
| 2   | DM_OV_ALM_MASK  | 0       | N       | Y       | RW   | Masks a DM_OV_ALM event to send an $\overline{INT}$ .<br>0: Unmask (default)<br>1: Mask   |
| 1   | IBUS_OCP_H_MASK | 0       | N       | Y       | RW   | Masks a IBUS_OCP_H to send an $\overline{INT}$ .<br>0: Unmask (default)<br>1: Mask  |
| 0   | IBUS_OCP_H_FLAG | 0       | N       | N       | RC   | Set 1 and send an $\overline{INT}$ , when IBUS_OCP_H trigger.<br>0: No IBUS_OCP_H fault.<br>1: IBUS_OCP_H Fault has occurred.<br>(Clear upon read)        |

Register Address: 0x0062, Register Name: REVISION

| Bit | Bit Name   | Default | WDT RST | REG RST | Type | Description |
|-----|------------|---------|---------|---------|------|-------------|
| 7:2 | Reserved   | 000000  | NA      | NA      | NA   | Reserved    |
| 1:0 | PRODUCT_ID | 01      | N       | N       | RO   | 01: RT9756A |

Register Address: 0x0063, Register Name: other3

| Bit | Bit Name        | Default | WDT RST | REG RST | Type | Description  |
|-----|-----------------|---------|---------|---------|------|--|
| 7:3 | Reserved        | 00000   | NA      | NA      | NA   | Reserved   |
| 2   | CHIP_RESET_FLAG | 0       | N       | N       | RC   | Set 1 and send an $\overline{\text{INT}}$ when power-on ready.<br>0: No power-on ready fault.<br>1: Power-on ready has occurred.<br>(Clear upon read.) |
| 1   | VDDA_UVLO_FLAG  | 0       | N       | N       | RC   | Set 1 and send an $\overline{\text{INT}}$ when trigger VDDA_UVLO.<br>0: No VDDA_UVLO fault.<br>1: VDDA_UVLO fault has occurred.<br>(Clear upon read.)  |
| 0   | VDDA_UVLO_MASK  | 0       | N       | Y       | RW   | Masks a VDDA_UVLO to send an $\overline{\text{INT}}$ .<br>0: Unmask (default)<br>1: Mask   |



Register Address: 0x0066, Register Name: DPDM\_SEL1

| Bit | Bit Name      | Default | WDT RST | REG RST | Type | Description   |
|-----|---------------|---------|---------|---------|------|---|
| 7:6 | DP_DISCHG_SEL | 11      | N       | Y       | RW   | DP discharge level selection when SET_DPDM_EN = 1.<br>00: Bypass<br>01: 20kΩ<br>10: 45μA<br>11: 60μA (default)          |
| 5:4 | DM_DISCHG_SEL | 11      | N       | Y       | RW   | DM discharge level selection when SET_DPDM_EN = 1.<br>00: Bypass<br>01: 20kΩ<br>10: 45μA<br>11: 60μA (default)          |
| 3:2 | DP_PULL_SEL   | 11      | N       | Y       | RW   | DP pull-up resistor level selection when SET_DPDM_EN = 1.<br>00: 1.2kΩ<br>01: 2.7kΩ<br>10: 15kΩ<br>11: Bypass (default) |
| 1:0 | DM_PULL_SEL   | 11      | N       | Y       | RW   | DM pull-up resistor level selection when SET_DPDM_EN = 1.<br>00: 1.2kΩ<br>01: 2.7kΩ<br>10: 15kΩ<br>11: Bypass (default) |

Register Address: 0x006D, Register Name: DPDM\_CON5

| Bit | Bit Name     | Default | WDT RST | REG RST | Type | Description  |
|-----|--------------|---------|---------|---------|------|--|
| 7   | DP_DISCHG_EN | 0       | N       | Y       | RW   | DP discharge current or resistor enable control when SET_DPDM_EN = 1.<br>0: Disable (default)<br>1: Enable |
| 6:4 | Reserved     | 110     | NA      | NA      | NA   | Reserved   |
| 3   | DM_DISCHG_EN | 0       | N       | Y       | RW   | DM discharge current or resistor enable control when SET_DPDM_EN = 1.<br>0: Disable (default)<br>1: Enable |
| 2:0 | Reserved     | 110     | NA      | NA      | NA   | Reserved   |

Register Address: 0x006E, Register Name: DPDM\_CON6

| Bit | Bit Name        | Default | WDT RST | REG RST | Type | Description  |
|-----|-----------------|---------|---------|---------|------|--|
| 7   | DP_PULL_IEN     | 0       | N       | Y       | RW   | DP pull-up current source enable control when SET_DPDM_EN = 1.<br>0: Disable (default)<br>1: Enable (10 $\mu$ A) |
| 6   | DP_PULL_RE<br>N | 0       | N       | Y       | RW   | DP pull-up resistor enable control when SET_DPDM_EN = 1.<br>0: Disable (default)<br>1: Enable                    |
| 5:4 | Reserved        | 11      | NA      | NA      | NA   | Reserved   |
| 3   | DM_PULL_IEN     | 0       | N       | Y       | RW   | DM pull-up current source enable control when SET_DPDM_EN = 1.<br>0: Disable (default)<br>1: Enable (10 $\mu$ A) |
| 2   | DM_PULL_RE<br>N | 0       | N       | Y       | RW   | DM pull-up resistor enable control when SET_DPDM_EN = 1.<br>0: Disable (default)<br>1: Enable                    |
| 1:0 | Reserved        | 110     | NA      | NA      | NA   | Reserved   |

**Application Information**

*Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.*

**Operation Principle**

The cap divider topology relies on a smart wall adapter to control the voltage and current of input in order to charge. Based on the cap divider topology, the 4 MOSFETs (Q1 to Q4) are used to charge and discharge flying capacitor (CFLY) alternately. The simplified circuit of cap divider is shown in Figure 1(A).

In period 1: When Q1 and Q3 are turned on and Q2 and Q4 are turned off, the CFLY and BAT are in series with VBUS. The BUS current is supplied to COUT and BAT directly. During this period, the voltage of CFLY can be expressed as equation 1:

$$V_{CFLY} = V_{BUS} - V_{BAT} \text{ ---- (1)}$$

In period 2: When Q1 and Q3 are turned off and Q2 and Q4 are turned on, the CFLY and BAT are in parallel. The current of BAT is only supplied by CFLY. During this period, the voltage of CFLY can be expressed as equation 2:

$$V_{CFLY} = V_{BAT} \text{ ---- (2)}$$

If the equation 2 is substituted into equation 1, the equation 1 can be expressed as equation 3:

$$V_{BAT} = V_{BUS} / 2 \text{ ---- (3)}$$

If the power dissipation of topology is ignored, the output power can be expressed as equation 4:

$$V_{BAT} \times I_{BAT} = V_{BUS} \times I_{BUS} \text{ --- (4)}$$

If the equation 3 is substituted into equation 4, the IBAT can be expressed as equation 5:

$$I_{BAT} = 2 \times I_{BUS} \text{ --- (5)}$$

According to the equations above, the battery voltage is half of the input voltage and the current flow into the battery is twice the input current in cap divider topology. For the efficiency and output ripple improvement in application, the dual phase cap divider topology with phase shift 180-degree between phases are built in the RT9756A.

The RT9756A also has Bypass mode for direct charging. To use Bypass mode, set OPERATION\_MODE (0x0000[5]) = 0 before start charging. In the Bypass mode, Q1, Q2 and Q4 turn on continuously as shown in Figure 1(B).




Figure 1. Simplified Circuit of Cap Divider

## Charge System Introduction

The RT9756A is a smart cap divider charger used in slave charger application. The RT9756A generates high output current with cap divider topology. Before enabling the RT9756A, the host sets up all of protection and alarm functions and disables main charger in power solution. The host must monitor the alarms that set up in RT9756A during high current charging period and communicate with the smart wall adapter to control the charging current flow into the battery.

Figure 2 is the simplified charge system block. In this charge system, RT9756A is used to detect USB BC1.2 of adapter and the PD controller is used to communicate with adapter by PD protocol. Once the smart wall adapter is detected, the AP will control the switching

charger and smart cap divider charger to achieve high current charging period. These devices can communicate with each other through I<sup>2</sup>C serial interface.

The charge profile of high capacity battery using switching charger and cap divider charger is shown in Figure 3. In order to achieve the charge profile, the switching charger is required to dominate pre-charge, fast charge when battery voltage is lower than system startup voltage, constant voltage and termination periods, respectively. The cap divider charger is used to achieve fast charge period. To shorten the constant voltage period, the cap divider charger is controlled to reduce the charge current by ramp step when battery voltage triggers the VBAT\_OVP\_ALM.




Figure 2. Simplified Charge System




Figure 3. Charge Profile using Switching Charger and Cap Divider Charger

While the RT9756A is charging, the host needs to communicate with smart wall adapter to control the charging current provided by the RT9756A. The communication flow between smart wall adapter and charge system is shown in Figure 4. In order to prevent abnormal events when charging, the RT9756A is established with many adjustable protections and alarm functions. All alarms and protections are activated in specific operation condition that are shown in Table 2 and Table 4, respectively.




Figure 4. System Control Flow Chart

## Device Power-Up

The device is powered by VDDA and the VDDA voltage can be measured through the REGN pin. When VDDA voltage is higher than VDDA\_UVLO threshold, the device will start working. The VDDA voltage can be powered by VAC or VBUS or VOUT and that is dominated by the higher voltage level.

Once the RT9756A is powered, the device will activate the address detection mechanism to assign the slave address of device. The slave address of device is determined by the state of the SRN\_ADDR pin after power-on. Depending on whether the SRN\_ADDR pin is short to ground or floating, the slave address is 0x6F or 0x6E. After address detection is finished, the host can communicate with the RT9756A by I<sup>2</sup>C serial interface. Furthermore, the reaction time during VDDA > VDDA\_UVLO to I<sup>2</sup>C release (tVDDA\_START) is around 400μsec.

The RT9756A includes a watchdog timer that is enabled by default. If the device is not read or written before watchdog timer timeout, the ADC\_EN and CHG\_EN will be set to default value. The register table shows which registers are reset by watchdog. Moreover, the watchdog timeout flag and  $\overline{INT}$  pulse will be triggered to inform the host.

If the VOUT is not higher than VOUT\_INSERT rising threshold, the charge cannot be enabled. Once VOUT exceeds VOUT\_INSERT rising threshold, the minimum allowable VOUT for enable charge is VOUT\_INSERT falling threshold. Before charge enable, the RT9756A can report ADC information while the ADC is enabled. After charge enable, the RT9756A reports ADC information no matter whether the ADC is enabled or not.

In order to reduce quiescent current, most of sensing circuit inside the RT9756A will be turned off after address detection is finished and ADC\_EN and CHG\_EN are disabled for 500ms. In other words, part of protections and insert function are still activated before disabling device sensing circuit. Figure 5 shows the device power on flow with protections and insert function activation list in each state. The VAC\_OVP, VBAT\_OVP, VOUT\_OVP, VBUS\_OVP, TDIE\_OTP, TS\_OTP, VBUS\_HIGH\_ERR, VBUS\_LOW\_ERR, VOUT\_INSERT, VBUS\_INSERT and VAC\_INSERT

function are still active before sensing circuits are turned off. When the device disables sensing circuit, all of protections and INSERT function are disabled except VAC\_INSERT, VAC\_OVP and VBUS\_OVP.

## 8-Channel Analog to Digital Converter

The RT9756A integrates 8-Channel ADC conversion for users to monitor input and output status of the device. The ADC function is allowed to operate if VDDA > VDDA\_UVLO\_TH. Once VDDA exceeds VDDA\_UVLO\_TH rising threshold, the RT9756A will reset ADC\_EN to disable if VDDA < VDDA\_UVLO\_TH. The ADC function can operate in continuous mode or 1-shot mode. Users can enable ADC function and select conversion mode via I<sup>2</sup>C serial interface control (0x0011). In continuous mode, the ADC function will convert all ADC channel and report ADC data to related registers continuously. In 1-shot mode, ADC function will reset ADC\_EN bit to 0 after converting each ADC channel. Each ADC channel can be enabled or disabled. The device uses ADC conversion data to detect all alarm function, TS\_OTP, VBUS\_LOW\_ERR and VBUS\_HIGH\_ERR. Due to this feature, the ADC function will be forced to convert each ADC channel with continuous mode and ADC cannot be controlled via register after charging. Figure 6 is ADC function operation flow chart; Users can follow the flow chart to control ADC function. While reading the data of registers, high byte has to be read firstly, and then the following is low byte. Moreover, high byte and low byte have to be read with I<sup>2</sup>C multi-byte reading method in one transmission, which is terminated with one STOP condition.




Figure 5. Device Power-On Flow with Protections and Insert Function Activation List






Figure 6. ADC Function Operation Flow Chart

## Protection Feature

The RT9756A integrates 14 protections to protect device charging in unexpected condition. All protection activations are based on CHG\_EN and ADC\_EN bit except VAC\_OVP and VBUS\_OVP. Users need to set CHG\_EN or ADC\_EN bit to 1 to enable related protection. Each protection functions can be disabled by enable bits. Table 2 shows the enable condition and protect method for each protection.

**Table 2. Protection Trigger Condition and Behavior**

| Protection Function | Enable Condition  | Threshold Refer to Electrical Spec.   | Deglintch Time            | Protection Method                     | Reset Method                         |
|---------------------|---|---|---------------------------|---------------------------------------|--------------------------------------|
| VAC_OVP             | $V_{AC} > V_{AC\_INSERT}$ & $OVP_{MOS\_DIS} = 0$                                    | $V_{AC} \geq 12V$ (Programmable)  | NA                        | Turn off OVPGATE and Reset CHG_EN = 0 | $V_{AC}$ lower than hysteresis 500mV |
| VBUS_OVP            | $V_{DDA} > V_{DDA\_UVLO}$   | $V_{BUS} \geq 8.9V$ in DIV2 mode<br>$V_{BUS} \geq 4.5V$ in DIV2 mode (Programmable) | NA                        | Reset CHG_EN = 0                      | $V_{BUS} < OVP$ level                |
| VBAT_OVP            | CHG_EN = 1 or ADC_EN = 1  | $V_{BAT} \geq 4.35V$ (Programmable)   | 3 $\mu$ s                 | Reset CHG_EN = 0                      | $V_{BAT} < OVP$ level                |
| VOUT_OVP            | CHG_EN = 1 or ADC_EN = 1  | $V_{OUT} \geq 4.9V$   | 3 $\mu$ s                 | Reset CHG_EN = 0                      | $V_{OUT} < OVP$ level                |
| IBUS_OCP            | CHG_EN = 1  | $I_{BUS} \geq 3A$ (Programmable)  | 50 $\mu$ s                | Reset CHG_EN = 0                      | NA                                   |
| IBUS_OCP_H          | CHG_EN = 1  | $I_{BUS} \geq 6.8A$   | NA                        | Reset CHG_EN = 0                      | NA                                   |
| IBUS_UCP            | CHG_EN = 1  | $I_{BUS} \leq 150mA$ (Programmable)   | 22 $\mu$ s (Programmable) | Reset CHG_EN = 0                      | NA                                   |
| IBAT_OCP            | CHG_EN = 1  | $I_{BAT} \geq 7.2A$ (Programmable)  | 50 $\mu$ s                | Reset CHG_EN = 0                      | NA                                   |
| TDIE_OTP            | CHG_EN = 1 or ADC_EN = 1  | $T_{DIE} \geq 150^{\circ}C$   | 3 $\mu$ s                 | Reset CHG_EN = 0                      | $T_{DIE} < OTP$ level                |
| VDR_OVP             | CHG_EN = 1  | $(V_{AC} - V_{BUS}) \geq 300mV$   | 8 $\mu$ s (Programmable)  | Reset CHG_EN = 0                      | NA                                   |
| CFLY_DIAG           | CHG_EN = 1  | $R_{CFLY} \leq 16\Omega$  | NA                        | Reset CHG_EN = 0                      | NA                                   |
| TS_OTP              | (CHG_EN = 1 or ADC_EN = 1) & $DM\_ADC\_DIS = 0$ & $DM\_TS\_CFG = 1$                 | TS pin $\leq 0V$ (Programmable)   | NA                        | Reset CHG_EN = 0                      | TS pin > TS_OTP level                |
| VBUS_LOW_ERR        | CHG_EN = 1 (before switching) or ADC_EN = 1 (VBUS_ADC and VOUT_ADC must be enabled) | $V_{BUS} / V_{OUT} \leq 2.04$   | NA                        | Reset CHG_EN = 0                      | $V_{BUS} / V_{OUT} > 2.04$           |

| Protection Function  | Enable Condition  | Threshold Refer to Electrical Spec. | Deglintch Time | Protection Method | Reset Method              |
|----------------------|---|-------------------------------------|----------------|-------------------|---------------------------|
| <b>VBUS_HIGH_ERR</b> | CHG_EN = 1 (before switching) or ADC_EN = 1 (VBUS_ADC and VOUT_ADC must be enabled) | $V_{BUS} / V_{OUT} \geq 2.4$        | NA             | Reset CHG_EN = 0  | $V_{BUS} / V_{OUT} < 2.4$ |

• **VAC Pin Overvoltage Protection (VAC\_OVP)**

The RT9756A integrates VAC\_OVP function to monitor adaptor voltage by VAC pin and control external MOSFET by OVPGATE pin. The VAC\_OVP function is powered by VAC pin, it will be enabled if VAC voltage is higher than VAC\_INSERT and OVPMOS\_DIS is set to 0. The device will provide a VOVPGATE voltage to turn on external MOSFET if VAC is higher than VAC\_INSERT for a tVAC\_INSERT\_DEG time. If the VAC voltage is higher than VAC\_OVP threshold, the device will start to turn off external MOSFET after a tVAC\_OVP\_RE time and it will turn off the external MOSFET within tVAC\_OVP\_OFF time. Figure 7 shows the timing of VAC\_OVP function. Users should make sure the adaptor voltage will not be higher than absolute maximum rating of VAC pin and external MOSFET (prevented by external TVS, etc.).




Figure 7. OVPGATE Operation Timing

• **VBUS Charge Voltage Protection (VBUS\_HIGH\_ERR and VBUS\_LOW\_ERR)**

The device integrates VBUS\_HIGH\_ERR and VBUS\_LOW\_ERR to prevent users from adjusting wrong VBUS for charge. In no charge condition, if VBUS is higher than VBUS\_HIGH\_ERR threshold or VBUS lower than VBUS\_LOW\_ERR threshold, the device will force CHG\_EN bit to disable. Both of VBUS\_HIGH\_ERR and VBUS\_LOW\_ERR will be disabled after the device successfully starts to charge. The device diagnoses VBUS\_HIGH\_ERR and VBUS\_LOW\_ERR from VBUS ADC and VOUT ADC values. For using these two functions, enabling VBUS ADC and VOUT ADC conversion is necessary.

• **Input and Output Overvoltage Protection (VBUS\_OVP, VOUT\_OVP, VBAT\_OVP)**

The device has VBUS\_OVP, VBAT\_OVP and VOUT\_OVP functions to detect input and output charge voltage condition. If input and output charge voltage is higher than protection threshold, the device will turn off charger and reset CHG\_EN to disable. The VBUS\_OVP function monitors VBUS voltage by VBUS pin. The VOUT\_OVP function monitors VOUT voltage by VOUT pin. In high charging current application, the system might have large voltage drop between the device and battery pack. For the application, the device integrates VBAT\_OVP to monitor differential voltage between BATH and BATN/SRP\_SYNCIN. Users should connect a 100Ω resistor with BATH to battery pack to achieve remote sense for the device. Users can adjust the protection level of VBUS\_OVP and VBAT\_OVP.

- **Input and Output Overcurrent Protection (IBUS\_OCP, IBUS\_OCP\_H, IBAT\_OCP)**

The IBUS\_OCP and IBUS\_OCP\_H functions monitor input current via Q0. If CHG\_EN bit is enabled, the Q0 will turn on and IBUS\_OCP will start detecting input current. If the IBUS is larger than IBUS\_OCP threshold, the device stops charging and resets CHG\_EN bit to disable. If the IBUS rises over IBUS\_OCP\_H level fast, the device stops charging immediately after IBUS\_OCP\_H reaction Time and reset CHG\_EN bit to disable. The IBAT\_OCP function detects battery current via BATN/SRP\_SYNCIN and SRN\_ADDR pin. Users should connect a 2mΩ resistor in series with battery pack. The SRN\_ADDR and BATN/SRP\_SYNCIN should connect on the resistor in parallel. The internal protector will convert the differential voltage of BATN/SRP\_SYNCIN and SRN\_ADDR to current value. The ratio between the differential voltage and current value can be determined by register setting. If the current value is larger than IBAT\_OCP threshold, the device will stop charging and reset CHG\_EN to disable. Users can adjust the IBUS\_OCP and IBAT\_OCP threshold via register setting.

- **Input Undercurrent Protection (IBUS\_UCP)**

The device integrates IBUS\_UCP function to prevent reverse current from battery to VBUS. The IBUS\_UCP detects input current by Q0. Figure 8 shows the flow chart of IBUS\_UCP, the device enables IBUS\_UCP\_RISE threshold and counting timer after start charging. Once IBUS is larger than IBUS\_UCP\_RISE threshold, the device will stop counting timer and enable IBUS\_UCP\_FALL threshold. If the IBUS is smaller than IBUS\_UCP\_RISE and the timer is already longer than IBUS\_UCP\_TIMEOUT, the device will enable IBUS\_UCP\_FALL threshold. After the device enables IBUS\_UCP\_FALL threshold, if the IBUS is smaller than IBUS\_UCP\_FALL threshold, the device will stop charging and reset CHG\_EN to disable. Figure 9 shows IBUS\_UCP behavior in different application.




Figure 8. Flow Chart of IBUS\_UCP Function




Figure 9. IBUS\_UCP Behavior in Different Application

- **Device Thermal Shutdown (TDIE\_OTP)**

The device integrates TDIE\_OTP to prevent system charging in over-temperature condition. The TDIE\_OTP function monitors the die temperature of the device. If the die temperature is higher than TDIE\_OTP threshold, the device will stop charging and reset CHG\_EN bit to disable.

- **Flying Capacitor Diagnose (CFLY\_DIAG)**

The device integrates CFLY\_DIAG function to diagnose the health of flying capacitors. After CHG\_EN is enabled, the device starts soft-start process in tSOFT\_START. In the soft-start process, the CFLY\_DIAG function will diagnose the resistance between CFL and CFH for each phase. If the resistance is smaller than RFLY\_DIAG, the device will stop soft-start process and reset CHG\_EN to disable. If the device succeeds to start charging after soft-start process, the CFLY\_DIAG function will stop activating. If the CFLY is short after soft-start, the device can be protected by other protections (e.g., IBUS\_OCP, VBAT\_OVP, VOUT\_OVP, CON\_OCP, etc.).

- **Dropout Voltage Protection (VDR\_OVP)**

The large voltage drop on external MOSFET might cause high power loss and a lot of heat in the system. In order to prevent the situation, the device integrates VDR\_OVP function to monitor the voltage drop between VAC and VBUS pin. If the voltage drop is higher than VDR\_OVP threshold, the device will stop charging and reset CHG\_EN to disable.

- **TS Over-Temperature Protection (TS\_OTP)**

The device integrates temperature sense (TS) function to diagnose the external temperature with NTC thermistor. The voltage on NTC thermistor varies with different temperature. Figure 10 shows the DM\_TS pin connection for the TS function. The device diagnoses TS\_OTP from the DM\_TS pin ADC value if DM\_TS\_CFG(0x005F[6]) is set to 1. If the external sensing voltage is lower than TS\_OTP threshold, the device will stop charging and reset CHG\_EN bit to disable. The temperature information is derived from the DM\_TS pin ADC value. For using this function, enabling DM ADC conversion is necessary.




Figure 10. TS Function Connection

### Regulation Feature

The device has VBAT\_REG and IBAT\_REG regulation functions to regulate instant current change and voltage change for the battery. Users can set the regulation threshold by register setting.

The VBAT\_REG function monitors differential voltage between B ATP and BATN/SRP\_SYNCIN pin. If the differential voltage is higher than VBAT\_REG threshold, the device will control OVPGATE voltage to regulate charge current. IBAT\_REG function converts the differential voltage between SRN\_ADDR and BATN/SRP\_SYNCIN to current value. If the current value is higher than IBAT\_REG threshold, the device will control OVPGATE voltage to regulate charge current. If the regulation functions are triggered and persist for tREG\_TIMEOUT, the device will stop charging and reset CHG\_EN to disable. When regulation functions are triggered, system should adjust charging condition to prevent the device from triggering the tREG\_TIMEOUT and VDR\_OVP.

**Alarm Feature**

The device integrates 9 alarm functions for system to monitor the charge condition. The alarm functions use the ADC conversion data to monitor the charge condition. Table 3 shows the relationship between alarm functions and ADC channels, users should make sure the ADC channel is enabled when using related alarm functions. If the alarm function is triggered, the device will send an interrupt to alarm system but charger will not stop charging. Table 4 shows the enable condition for each alarm.

**Table 3. Alarm Function with Related ADC Channel**

| Alarm Function | Related ADC Channel Need Enabled | Sense Node                       |
|----------------|----------------------------------|----------------------------------|
| VBAT_OVP_ALM   | VBAT_ADC                         | BATP and BATN/SRP_SYNCIN pin     |
| IBAT_OCP_ALM   | IBAT_ADC                         | BATN/SRP_SYNCIN and SRN_ADDR pin |
| IBAT_UCP_ALM   | IBAT_ADC                         | BATN/SRP_SYNCIN and SRN_ADDR pin |
| VBUS_OVP_ALM   | VBUS_ADC                         | VBUS pin                         |
| IBUS_OCP_ALM   | IBUS_ADC                         | Q0                               |
| IBUS_UCP_ALM   | IBUS_ADC                         | Q0                               |
| TDIE_OTP_ALM   | TDIE_ADC                         | DIE temperature                  |
| DP_OV_ALM      | DP_ADC                           | DP pin                           |
| DM_OV_ALM      | DM_ADC                           | DM pin                           |

**Table 4. Alarm Function Activation List**

| Alarm Function | Enable Condition         |
|----------------|--------------------------|
| VBUS_OVP_ALM   | CHG_EN = 1 or ADC_EN =1  |
| VBAT_OVP_ALM   | CHG_EN = 1 or ADC_EN =1  |
| IBUS_OCP_ALM   | CHG_EN = 1               |
| IBUS_UCP_ALM   | CHG_EN = 1               |
| IBAT_OCP_ALM   | CHG_EN = 1               |
| IBAT_UCP_ALM   | CHG_EN = 1               |
| TDIE_OTP_ALM   | CHG_EN = 1 or ADC_EN =1  |
| DP_OV_ALM      | ADC_EN =1 & DP_ADC_DIS=0 |
| DM_OV_ALM      | ADC_EN =1 & DM_ADC_DIS=0 |

## External MOSFET Control by OVPGATE

The RT9756A has one OVPGATE pin to control the external MOSFET. The external MOSFET control can support both the single or the back-to-back external N-channel MOSFET. The external MOSFET can be controlled on or off by setting register OVP MOS\_DIS. If OVP MOS\_DIS is set to 0, the OVPGATE pin will drive external MOSFET to turn on when the VAC voltage is higher than VAC\_INSERT threshold or the VBUS voltage is higher than VBUS\_INSERT threshold for a tvAC\_INSERT\_DEG time. The OVPGATE pin will drive external MOSFET to turn off if the VAC voltage is lower than VAC\_INSERT threshold and the VBUS voltage is lower than VBUS\_INSERT threshold. If the VAC OVP event is present, the external MOSFET will be also turned off. The information is detailed in VAC\_OVP function description section. If OVP MOS\_DIS is set to 1, the OVPGATE pin will force external MOSFET to turn off.

The voltage between OVPGATE to VBUS can be set to 10V or 4.8V by OVPGATE(0x0004[0]). If the OVPGATE voltage level has to be changed, OVGATE and charger must be disable(0x0004[6] = 1 and 0x0000[6] = 0) first, and then set the OVPGATE voltage level. After over 2ms, the OVPGATE can be enabled again. Figure 11 shows the flow of changing OVPGATE setting. OVPGATE register control bit cannot be set if OVP MOS\_DIS = 0 or CHG\_EN = 1.




Figure 11. Flow Chart of Changing OVPGATE Setting

## BC1.2 General Description

The BC1.2 detection is through USB2.0 D+ and D- lines upon connection. There are three charging ports defined in the BC1.2 spec: Dedicated Charging Port (DCP), Charging Downstream Port (CDP) and Standard Downstream Port (SDP). The detection results are reported in USB\_STATUS (0x0046[7:5]). When the adapter is plugged in, the device can start BC1.2 detection if BC12\_EN = 1 (0x0044[7] = 1). Data Contact Detect timeout can be set by DCD\_TIMEOUT\_SET (0x0044[6:5]). The RT9756A supports both portable device role (sink role) and downstream port or charging downstream port (source role). When the device is source role, set HOST\_MODE (0x0044[3:2]) to choose the charging port type. BC12\_EN (0x0044[7]), HOST\_MODE (0x0044[3:2]) and other protocol function cannot be enabled in the same time. To change the charging port type, HOST\_MODE (0x0044[3:2]) must be set to 00 first.



**DP/DM Output Control Mode**

DP/DM output control mode is enabled by SET\_DPDM\_EN(0x0048[7]). The output is controlled by programmed SET\_DP (0x0048[6:4]) and SET\_DM (0x0048[3:1]). The device will ignore BC1.2 detection when SET\_DPDM\_EN = 1.

**I<sup>2</sup>C Level Selection**

The RT9756A can support VDD = 1.2V or 1.8V of I<sup>2</sup>C. When EN\_I2C\_LEVEL\_DETECTION (0x005E[7]) is enable, I<sup>2</sup>C level can change from 1.2V to 1.8V if pull-up voltage of SDA pin is higher than V<sub>TH\_I2C\_level</sub>, and I2C\_level (0x005E[6]) will be 0. Because I<sup>2</sup>C level detection function is not automatically disabled, users should disable this function after the RT9756A wakes up and VDD of I<sup>2</sup>C is ready. If users want to set I2C\_level (0x005E[6]), EN\_I2C\_LEVEL\_DETECTION (0x005E[7]) must be disable first. I<sup>2</sup>C level detection function would not change I<sup>2</sup>C level from 1.8V to 1.2V even if SDA voltage is lower than V<sub>TH\_I2C\_level</sub>. If users want to charge I<sup>2</sup>C level from 1.8V to 1.2V, disabled EN\_I2C\_LEVEL\_DETECTION (0x005E[7]) first, then set I2C\_level (0x005E[6]) = 1.

**Interrupt (INT), STAT, FLAG AND MASK**

The  $\overline{\text{INT}}$  pin is an open drain structure; users should connect a supply voltage via a current source or pull-up resistors on the pin. When the device triggers an event, the  $\overline{\text{INT}}$  pin will pull-low for t<sub>INT\_PULL\_LOW</sub> to notify host. The register map shows all state, flag and control bit of the device.

When the device triggers the event with FLAG, it will send an INT signal to host and set the FLAG bit to 1. The FLAG bit can be cleared after read. The device will not send another INT signal until the FLAG is cleared and a new event occurs again. The MASK bit can disable INT pin to send a signal to host. The STAT and FLAG bit are still updated even though the MASK bit is set to 1.

The STAT bits show current statue of the device and are updated as the status change. All of STAT bits will not send INT signal to system when the STAT bit is triggered except SWITCHING\_STAT.

**Spread Spectrum**

The device integrates spread spectrum function for users to optimize the EMI influence on system design. The device switching frequency is decided by register 0x0001[7:4]. The spectral density will concentrate on the switching frequency. Users can enable the spread spectrum function by set 0x0001[3:2] register. After the spread spectrum function is enabled, the device will modulate the switching frequency for ±10% to reduce the spectral density.

**Parallel Application**

For high capacity battery charging application, it is available to use two RT9756A in parallel architecture. The advantages of using parallel architecture are reducing cable losses, improve efficiency of charge system and cut down charging period. The high power solution that uses two RT9756A are shown in Figure 12.

In order to avoid unstable ripple issue while charging with parallel architecture, the RT9756A is established with synchronization function at the DP\_SYNCOUT pin and BATN/SRP\_SYNCIN pin. The DP\_SYNCOUT pin and BATN/SRP\_SYNCIN pin are multi-function pins that depends on different configuration. The slave address is configured by SRN\_ADDR pin while device powers up, and the configuration mode is set by DP\_SYNCOUT\_CFG (0x005F[7]) or BATN\_SRP\_SYNCIN\_CFG (0x005F[5]). Table 5 shows the configuration mode setting. When RT9756A is configured to master mode (RT9756A\_M), the DP\_SYNCOUT pin provides synchronization pulses with frequency equal to twice switching frequency and 50% duty cycle, so the DP and DM pin cannot implement any protocol function. When RT9756A is configured to slave mode (RT9756A\_S), the BATN/SRP\_SYNCIN pin is used to receive pulses for synchronization, so the VBAT and IBAT sense functions are disabled. For using the synchronization function, the DP\_SYNCOUT pin of master device and BATN/SRP\_SYNCIN pin of slave device should be connected to each other. BATN\_SRP\_SYNCIN\_CFG cannot set to 1 when slave address is 0x6F, and DP\_SYNCOUT\_CFG cannot set to 1 when slave address is 0x6E.

In DIV2 mode, all of phase angle in the device need to be defined correctly for optimize output ripple and charging efficiency, especially parallel application. The A phase between master and slave device should be shifted 90 degrees, the A and B phase in the same device should be shifted 180 degrees. It is strongly prohibited to change PHASE\_A\_ANGLE (0x0002[3:2]) and PHASE\_B\_ANGLE (0x0002[1:0]) during charging. In parallel application, only master device's OVP MOSFET is used. Furthermore, the OVPGATE function should be turned off in slave device and the OVPGATE pin should be left floating. Moreover, only slave device's DP and DM pin can be used. To enable DPDM protocol

function, VAC\_INSERT\_PROTOCOL\_DIS should be set to 1 because all protocol function is restricted by VAC\_INSERT\_STAT = 1.

If parallel architecture is used, the start-up sequence should be compiled with the rules below. The RT9756A\_S should be enabled before host enables the RT9756A\_M in order to achieve parallel application. The RT9756A\_S will not switch until the BATN/SRP\_SYNCIN pin receives synchronization pulses provided by the RT9756A\_M. The communication flow between smart wall adapter and parallel charge system is shown in Figure 13.

**Table 5. Configuration Mode Setting Description**

| Slave Address | Register                | Configuration |
|---------------|-------------------------|---------------|
| 0x6F          | DP_SYNCOUT_CFG = 0      | Standalone    |
| 0x6F          | DP_SYNCOUT_CFG = 1      | Master        |
| 0x6E          | BATN_SRP_SYNCIN_CFG = 0 | Standalone    |
| 0x6E          | BATN_SRP_SYNCIN_CFG = 1 | Slave         |




Figure 12. Parallel Application Circuit




Figure 13. System Control Flow Chart with Parallel Charge System

**I<sup>2</sup>C Serial Interface**

The RT9756A integrates I<sup>2</sup>C interface for host to program charging parameter and monitor device status. The interface requires a serial clock line (SCL) and a serial data line (SDA). The host should initiate a data transfer on the bus and generates the clock signals to permit that transfer. The device operates with address 0x6F or 0x6E to receive control input from the host. The SCL and SDA pin are open drain structures. Users should connect a supply voltage via a current source or pull-up resistors on SCL and SDA. Figure 14 shows the I<sup>2</sup>C waveform information, the data line must be stable during the high period of SCL line. The high or low state of SDA can only change when SCL line is low.






Figure 14. I<sup>2</sup>C Waveform Information

The RT9756A operates as an I<sup>2</sup>C slave device with address 0x6F or 0x6E (depends on SRN\_ADDR pin). Every byte on SDA line must be 8-bit long. The register address size is two byte. Send the high byte of the register address first and then the low byte of the register address. Figure 15 shows the byte format. All of transactions begin with a START pattern and can be terminated with a STOP pattern. After START, the master should send a slave address. The slave address is 7-bit long followed by the eighth bit as a data direction bit (R/W). The direction bit setting to 0 indicates a transmission and 1 indicates a request for data. The master should take an acknowledge bit after every byte. The master should release SDA line during the acknowledge clock pulse so the slave device can pull low the SDA line to signal the master that the byte was successfully received. The RT9756A supports multi read/write and SCL line can be up to 3.4MHz.


Read single byte of data from Register




Read N bytes of data from Registers



Write single byte of data to Register



Write N bytes of data to Registers



Driven by Master,  Driven by Slave,  Stop,  Start,  Repeat Start

Figure 15. Read and Write Function

**Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature  $T_{J(MAX)}$ , listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature;  $T_A$  is the ambient temperature; and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is normally 125°C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WL-CSP-36B 2.8 x 2.8 (BSC) package, the thermal resistance,  $\theta_{JA}$ , is 29.26°C/W on a standard JEDEC low effective-thermal-conductivity two-layer test board. The maximum power dissipation at  $T_A = 25^\circ\text{C}$  can be calculated as below:

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (29.26^\circ\text{C/W}) = 3.42\text{W for a WL-CSP-36B 2.8 x 2.8 (BSC) package.}$$

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta_{JA}$ . The derating curves in Figure 16 allows the designer to inspect the effect of rising ambient temperature on the maximum power dissipation.




Figure 16. Derating Curve of Maximum Power Dissipation

**Layout Considerations**

The RT9756A layout guidelines are recommended as below:

- ▶ Place low ESR bypass capacitor to GND for PMID/VOUT/VBUS pin. The bypass capacitor needs to be placed as close as possible to the RT9756A.
- ▶ The capacitor of REGN/BST1/BST2 should be placed as close as possible to the RT9756A.
- ▶ Place flying caps with the RT9756A on same layer. The flying caps should be placed as close as possible to the RT9756A. The path of flying caps should be as small as possible. Two phases' flying caps trace and copper pour should be as symmetrical as possible
- ▶ The VBUS and VOUT traces should be as wide as possible to accommodate high charge current.
- ▶ Place differential line for VBATP/VBATN and SRP/SRN. Do not route the differential line across power pad especially the flying caps.





Figure 17. PCB Layout Guide




**Outline Dimension**



| Symbol | Dimensions In Millimeters |       | Dimensions In Inches |       |
|--------|---------------------------|-------|----------------------|-------|
|        | Min                       | Max   | Min                  | Max   |
| A      | 0.500                     | 0.600 | 0.020                | 0.024 |
| A1     | 0.170                     | 0.230 | 0.007                | 0.009 |
| b      | 0.240                     | 0.300 | 0.009                | 0.012 |
| D      | 2.765                     | 2.835 | 0.109                | 0.112 |
| D1     | 2.000                     |       | 0.079                |       |
| E      | 2.765                     | 2.835 | 0.109                | 0.112 |
| E1     | 2.000                     |       | 0.079                |       |
| e      | 0.400                     |       | 0.016                |       |
| ccc    | 0.020                     |       | 0.001                |       |

**36B WL-CSP 2.8x2.8 Package (BSC)**



## Footprint Information




| Package               | Number of Pin | Type | Footprint Dimension (mm) |       |       | Tolerance |
|-----------------------|---------------|------|--------------------------|-------|-------|-----------|
|                       |               |      | e                        | A     | B     |           |
| WL-CSP2.8x2.8-36(BSC) | 36            | NSMD | 0.400                    | 0.240 | 0.340 | ±0.025    |
|                       |               | SMD  |                          | 0.270 | 0.240 |           |

**Packing Information**

**Tape and Reel Data - RT9756AP-A**





| Package Type   | Tape Size (W1) (mm) | Pocket Pitch (P) (mm) | Reel Size (A) |      | Units per Reel | Trailer (mm) | Leader (mm) | Reel Width (W2) Min./Max. (mm) |
|----------------|---------------------|-----------------------|---------------|------|----------------|--------------|-------------|--------------------------------|
|                |                     |                       | (mm)          | (in) |                |              |             |                                |
| WL-CSP 2.8x2.8 | 8                   | 4                     | 180           | 7    | 3,000          | 160          | 600         | 8.4/9.9                        |




**C, D, and K are determined by component size.**  
**The clearance between the components and the cavity is as follows:**  
**- For 8mm carrier tape: 0.5mm max.**

| Tape Size | W1    |       | P     |        | B      |       | F     |       | ØJ    |       | H |
|-----------|-------|-------|-------|--------|--------|-------|-------|-------|-------|-------|---|
|           | Max.  | Min.  | Max.  | Min.   | Max.   | Min.  | Max.  | Min.  | Max.  | Max.  |   |
| 8mm       | 8.3mm | 3.9mm | 4.1mm | 1.65mm | 1.85mm | 3.9mm | 4.1mm | 1.5mm | 1.6mm | 0.6mm |   |

## Tape and Reel Data - RT9756AP-B



| Package Type      | Tape Size (W1) (mm) | Pocket Pitch (P) (mm) | Reel Size (A) |      | Units per Reel | Trailer (mm) | Leader (mm) | Reel Width (W2) Min./Max. (mm) |
|-------------------|---------------------|-----------------------|---------------|------|----------------|--------------|-------------|--------------------------------|
|                   |                     |                       | (mm)          | (in) |                |              |             |                                |
| WL-CSP<br>2.8x2.8 | 12                  | 8                     | 180           | 7    | 1,500          | 160          | 600         | 12.4/14.4                      |








**C, D, and K are determined by component size.**

**The clearance between the components and the cavity is as follows:**

**- For 12mm carrier tape: 0.5mm max.**







| Tape Size | W1     |       | P     |        | B      |       | F     |       | ØJ    |       | H |
|-----------|--------|-------|-------|--------|--------|-------|-------|-------|-------|-------|---|
|           | Max.   | Min.  | Max.  | Min.   | Max.   | Min.  | Max.  | Min.  | Max.  | Max.  |   |
| 12mm      | 12.3mm | 7.9mm | 8.1mm | 1.65mm | 1.85mm | 3.9mm | 4.1mm | 1.5mm | 1.6mm | 0.6mm |   |

## Tape and Reel Packing - RT9756AP-A

| Step | Photo/Description   | Step | Photo/Description   |
|------|---|------|---|
| 1    |  <p>Reel 7"</p>                              | 4    |  <p>12 inner boxes per outer box</p> |
| 2    |  <p>Packing by Anti-Static Bag</p>          | 5    |  <p>Outer box <b>Carton A</b></p>   |
| 3    |  <p>3 reels per inner box <b>Box A</b></p> | 6    |   |

| Package           | Reel |       | Box   |               |       |       | Carton                        |                |       |         |
|-------------------|------|-------|-------|---------------|-------|-------|-------------------------------|----------------|-------|---------|
|                   | Size | Units | Item  | Size(cm)      | Reels | Units | Item                          | Size(cm)       | Boxes | Unit    |
| WL-CSP<br>2.8x2.8 | 7"   | 3,000 | Box A | 18.3*18.3*8.0 | 3     | 9,000 | Carton A                      | 38.3*27.2*38.3 | 12    | 108,000 |
|                   |      |       | Box E | 18.6*18.6*3.5 | 1     | 3,000 | For Combined or Partial Reel. |                |       |         |

## Tape and Reel Packing - RT9756AP-B

| Step | Photo/Description   | Step | Photo/Description  |
|------|---|------|--|
| 1    |  <p>Reel 7"</p>                                  | 4    |  <p>3 reels per inner box <b>Box A</b></p> |
| 2    |  <p>HIC &amp; Desiccant (1 Unit) inside</p>     | 5    |  <p>12 inner boxes per outer box</p>     |
| 3    |  <p>Caution label is on backside of Al bag</p> | 6    |  <p>Outer box <b>Carton A</b></p>       |

| Package           | Reel |       | Box   |               |       |       | Carton                        |                |       |        |
|-------------------|------|-------|-------|---------------|-------|-------|-------------------------------|----------------|-------|--------|
|                   | Size | Units | Item  | Size(cm)      | Reels | Units | Item                          | Size(cm)       | Boxes | Unit   |
| WL-CSP<br>2.8x2.8 | 7"   | 1,500 | Box A | 18.3*18.3*8.0 | 3     | 4,500 | Carton A                      | 38.3*27.2*38.3 | 12    | 54,000 |
|                   |      |       | Box E | 18.6*18.6*3.5 | 1     | 1,500 | For Combined or Partial Reel. |                |       |        |

**Packing Material Anti-ESD Property**

| Surface Resistance   | Aluminum Bag        | Reel                | Cover tape          | Carrier tape        | Tube                | Protection Band     |
|----------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|
| $\Omega/\text{cm}^2$ | $10^4$ to $10^{11}$ | $10^4$ to $10^{11}$ | $10^4$ to $10^{11}$ | $10^4$ to $10^{11}$ | $10^4$ to $10^{11}$ | $10^4$ to $10^{11}$ |

**Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

**RICHTEK**

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

## Datasheet Revision History

| Version | Date      | Description | Item  |
|---------|-----------|-------------|---|
| 00      | 2023/7/7  | Modify      | Features on P1, 2<br>Ordering Information on P2<br>Functional Pin Description on P3, 4<br>Absolute Maximum Ratings on P5<br>Electrical Characteristics on P6 to 16<br>Typical Application Circuit on P20<br>Typical Operating Characteristics on P21<br>Register Description on P22, 23, 24, 25, 26, 28, 39, 42, 51<br>Application Information on P59, 60, 73, 74, 75, 76, 77 |
| 01      | 2024/1/18 | Modify      | General Description on P1<br>Ordering Information on P2<br>Recommended Operating Conditions on P6<br>Electrical Characteristics on P10<br>Packing Information on P83, 84, 85, 86  |