

3A Ultra-Low Dropout Voltage Regulators with Soft-Start

1 General Description

The RTQ2527D is a very low-dropout linear regulator which operates from input voltage as low as 0.8V. The device is capable of supplying 3A of output current with a typical dropout voltage of only 120mV. A VBIAS supply is required to run the internal reference and LDO circuitry while output current comes directly from the VIN supply for high efficiency regulation. User-programmable soft-start limits the input inrush current and minimizes stress on the input power. The enable input and power good output allow easy sequencing with external regulators. This complete flexibility provides an easy-to-use robust power management solution for a wide variety of applications.

The RTQ2527D is stable with output capacitor greater than or equal to $2.2\mu F$. A precise reference and error amplifier deliver 1% accuracy over load, line and temperature. Overcurrent limit and over-temperature protection are also included. The RTQ2527D is available in the WDFN-10L 3x3 package.

2 Features

Ultra-low VIN Range: 0.8V to 5.5V
VBIAS Voltage Range: 2.7V to 5.5V
VOUT Voltage Range: 0.8V to 3.6V

Low Dropout: 120mV Typ. at 3A, VBIAS = 5V
1% Accuracy Over Line/Load/ Temperature

• PGOOD Indicator for Easy Sequence Control

 Programmable Soft-Start Provides Linear Voltage Startup


• Stable with Any Output Capacitor $\geq 2.2 \mu F$

Overcurrent and Over-Temperature Protection

3 Applications


- PCs, Servers, Modems, and Set-Top-Boxes
- FPGA Applications
- DSP Core and I/O Voltages
- Instrumentation
- Post-Regulation Applications
- Applications With Sequencing Requirements

4 Simplified Application Circuit





5 Ordering Information



Note:


Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

6 Marking Information



W7=: Product Code YMDAN: Date Code

7 Pin Configuration



WDFN-10L 3x3

www.richtek.com



Table of Contents

1	Gene	ral Description	1
2		res	
3	Appli	cations	1
4	Simpl	lified Application Circuit	1
5	Order	ring Information	2
6	Marki	ng Information	2
7	Pin C	onfiguration	2
8	Funct	tional Pin Description	4
9	Funct	tional Block Diagram	5
10	Abso	lute Maximum Ratings	6
11	ESD F	Ratings	ε
12	Reco	mmended Operating Conditions	ε
13		nal Information	
14		rical Characteristics	
15	Typic	al Application Circuit	9
16	• •	al Operating Characteristics	
17	•	ation	
	17.1	VIN and VBIAS Supply	
	17.2	Enable and Shutdown	12
	17.3	Soft-Start	12
	17.4	Power Good	12
	17.5	Overcurrent Protection	12
	17.6	Thermal Protection	13
18	Appli	cation Information	14
	18.1	Dropout Voltage	14
	18.2	Input, Output, and Bias Capacitor Selection	14
	18.3	Adjusting the Output Voltage	14
	18.4	Power-Up Sequence Requirement	14
	18.5	Thermal Considerations	15
	18.6	Layout Considerations	15
19	Outlir	ne Dimension	17
20	Footp	rint Information	18
21	Packi	ng Information	19
	21.1	Tape and Reel Data	19
	21.2	Tape and Reel Packing	20
	21.3	Packing Material Anti-ESD Property	21
22	Datas	heet Revision History	22




8 Functional Pin Description

Pin No.	Pin Name	Pin Function
1, 2	VIN	Power input of the device.
3	PGOOD	Power good indicator output. This pin is an open-drain output and is active high when the output voltage reaches 88% of the target. The pin is pulled to ground when the output voltage is lower than its specified thresholds, including EN shutdown, OCP and OTP.
4	VBIAS	Bias input pin. Providing input voltage for internal control circuitry.
5	EN	Chip enable (Active-High). Pulling this pin below 0.4V turns the regulator off, reducing the quiescent current to a fraction of its operating value. Connect to VIN if not being used.
6, 11 (Exposed Pad)	GND	Ground. The Exposed Pad must be soldered to a large PCB and connected to GND for maximum power dissipation.
7	SS	Connect a capacitor between this pin and the ground to set the soft-start ramp time of the output voltage.
8	FB	Feedback pin. Connect this pin to an external voltage divider to set the output voltage.
9, 10	VOUT	Regulated output voltage. A minimum of $2.2\mu\text{F}$ capacitor should be placed directly at this pin.



9 Functional Block Diagram





10 Absolute Maximum Ratings

(Note 1)

 Supply Input ' 	/oltage, VIN		-0.3V to $6V$
------------------------------------	--------------	--	---------------

• Lead Temperature (Soldering, 10 sec.) ------ 260°C

• Junction Temperature ------ 150°C

11 ESD Ratings

(Note 2)

ESD Susceptibility

• HBM (Human Body Model)------ 2kV

12 Recommended Operating Conditions

(Note 3)

• Supply Input Voltage----- 0.8V to 5.5V

13 Thermal Information

(Note 4 and Note 5)

	Thermal Parameter	WDFN-10L 3x3	Unit
θJA	Junction-to-ambient thermal resistance (JEDEC standard)	40.4	°C/W
θ JC(Top)	Junction-to-case (top) thermal resistance	70.4	°C/W
θ JC(Bottom)	Junction-to-case (bottom) thermal resistance	13.6	°C/W
θ JA(EVB)	Junction-to-ambient thermal resistance (specific EVB)	41.5	°C/W
ΨJC(Top)	Junction-to-top characterization parameter	1.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	25.2	°C/W



14 Electrical Characteristics

 $(V_{EN} = 1.1V, V_{IN} = V_{OUT} + 0.3V, V_{BIAS} = 5V, C_{BIAS} = 0.1 \mu F, C_{IN} = C_{OUT} = 10 \mu F, C_{SS} = 1 n F, I_{OUT} = 50 m A, T_{J} = -40 ^{\circ} C \ to \ 125 ^{\circ} C, T_{OUT} = 10 \mu F, T_{OUT} = 10 \mu$ unless otherwise specified. Typical values are at T_A = 25°C)

Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit	
Input Voltage		VIN		Vout + Vdrop		5.5	٧	
VBIAS Pin Vo	oltage	VBIAS		2.7		5.5	V	
Internal Refer	rence	VREF		0.792	8.0	0.808	V	
Output Voltag	ge Range	Vout	VIN = 5V, IOUT = 3A	VREF		3.6	V	
Accuracy			$2.97V \le V_{BIAS} \le 5.5V$, $50mA \le I_{OUT} \le 3A$	-1	±0.5	1	%	
Line Regulation	on	VLINE_REG	$\begin{array}{l} \text{VOUT (Normal)} + 0.3 \leq \text{V}_{\text{IN}} \leq \\ 5.5 \text{V} \end{array}$		0.03		%/V	
Load Regulat	ion	VLOAD_REG	$50mA \le I_{OUT} \le 3A$		0.09		%/A	
VIN Dropout	Voltage	VDROP_VIN			120	180	mV	
			IOUT = 3A, VIN = VBIAS			1.4	V	
VPIAS Dropo	ut Valtaga	Vonce vous	IOUT = 2A, VIN = VBIAS			1.3	V	
VBIAS Dropo	ut voltage	VDROP_VBIAS	IOUT = 1A, VIN = VBIAS			1.2	V	
			IOUT = 0.5A, VIN = VBIAS			1.1	V	
Current Limit		Ішм	VOUT = 80% × VOUT (Normal)	3.1	5	6.3	Α	
Bias Pin Current		IBIAS			1	2	mA	
Shutdown Supply Current (IGND)		ISHDN	VEN = 0.4V		1	50	μА	
Feedback Pir	Current	IFB		-1	0.15	1	μА	
Power-Supply	y Rejection		1kHz, I _{OUT} = 1.5A, V _{IN} = 1.8V, V _{OUT} = 1.5V		60		dB	
(VIN to VOUT	Γ)	PSRR	300kHz, I _{OUT} = 1.5A, V _{IN} = 1.8V, V _{OUT} = 1.5V		30	1		
Power-Supply		(Note 6)	1kHz, Iout = 1.5A, VIN = 1.8V, Vout = 1.5V		50	-	dB	
(VBIAS to VC	OUT)		300kHz, I _{OUT} = 1.5A, V _{IN} = 1.8V, V _{OUT} = 1.5V		30		uБ	
Output Noise Voltage		Noise (Note 6)	100Hz to 100kHz, Ιουτ = 1.5A, Css = 0.001μF		25 х Vоит		μVRMS	
Minimum Startup Time		tstr (Note 6)	RLOAD for IOUT = 1A, Css = open		200	1	μS	
Soft-Start Charging Current		Iss	Vss = 0.4V		440	1	μΑ	
Enable Logic_High VIII		VIH		1.1		5.5	.,	
Input Voltage	Logic_Low	VIL		0		0.4	V	
Enable Pin H	ysteresis	VEN_HYS			50		mV	
Enable Pin D	eglitch Time	VEN_DG			20		μS	
Enable Pin C	urrent	len	VEN = 5V		0.1	1	μΑ	

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

RICHTEK is a registered trademark of Richtek Technology Corporation.

RTQ2527D




Parameter	eter Symbol Test Conditions		Min	Тур	Max	Unit
PGOOD Trip Threshold	VIT	Vout decreasing	86	91	95	%Vоит
PGOOD Trip Hysteresis	OOD Trip Hysteresis VHYS			3		%Vоит
PGOOD Output Low VPGOOD_L		IPGOOD = 1mA(sinking), VOUT < VIT			0.3	V
PGOOD Leakage Current	Vpgood_lk	VPGOOD = 5.25V, VOUT > VIT		0.1	1	μΑ
Thermal Shutdown	TsD	Shutdown, temperature increasing	1	165		°C
Temperature		Reset, temperature decreasing		140		

- Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. Devices are ESD sensitive. Handling precautions are recommended.
- Note 3. The device is not guaranteed to function outside its operating conditions.
- Note 4. For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, AN061.
- Note 5. θJA(EVB), ΨJC(Top) and ΨJB are measured on a high effective-thermal-conductivity four-layer test board which is in size of 70mm x 50mm; furthermore, all layers with 1 oz. Cu. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions.
- Note 6. Guaranteed by design.



15 Typical Application Circuit



*: The feedforward capacitor is optional for the transient response and circuit stability improvement.

Table 1. Suggested Component Value

Vout (V)	R1 (kΩ)	R2 (kΩ)
0.8	Short	Open
0.9	0.619	4.99
1.0	1.13	4.52
1.05	1.37	4.42
1.1	1.87	4.99
1.2	2.49	4.99
1.5	4.12	4.75
1.8	3.57	2.87
2.5	3.57	1.69
3.3	3.57	1.15


Table 2. Recommended External Components


Component	Description	Vendor P/N
CIN, *COUT	10μF, 16V, X7S, 0805	GCM21BC71C106KE36 (Murata)
Css	1nF, 50V, X7R, 0603	GCD188R71H102KA01 (Murata)
CBIAS	0.1μF, 50V, X7R, 0603	GCJ188R71H104KA12 (Murata)


*: Considering the effective capacitance derated with biased voltage level, the Cout component needs satisfy the effective capacitance at least 2.2 µF or above at targeted output level for stable and normal operation.





16 Typical Operating Characteristics






























17 Operation

The RTQ2527D is a very low dropout linear regulator which operates from input voltage as low as 0.8V. It provides a highly accurate output that is capable of supplying 3A of output current with a typical dropout voltage of only 120mV. Output voltage range is from 0.8V to 3.6V.

17.1 VIN and VBIAS Supply

The VBIAS input supplies the internal reference and LDO circuitry while all output current comes directly from the VIN input for high efficiency regulation. With external VBIAS 3.25V above VOUT, it offers the RTQ2527D very low dropout performance (180mV Max. at 3A), which allows the device to be used in place of a DC-DC converter and still achieve good efficiency. This helps designers to achieve the smallest, simplest, and lowest cost solution.

For applications where an auxiliary bias voltage is not available or low dropout is not required. VBIAS is suggested to be 1.4V above VOUT and attention on power rating and thermal is needed.

17.2 Enable and Shutdown

The EN pin is active high. Applying a voltage above 1.1V ensures the LDO regulator turns on, while the regulator turns off if the V_{EN} is below 0.4V. The enable circuitry has typical 50mV hysteresis and deglitching for use with relatively slow ramping analog signals. That helps to avoid on-off cycling resulting from of small glitches in the V_{EN} signal. A fast rise-time signal must be used to enable the RTQ2527D if precise turn-on timing is required. If not used, EN can be connected to either VIN or VBIAS. If EN is connected to VIN, it should be connected as close as possible to the largest capacitance on the input to prevent voltage droops on that line from triggering the enable circuit.

17.3 Soft-Start

The RTQ2527D includes a soft-start feature to prevent excessive current flow during start-up. When the LDO is enabled, an internal soft-start current (Iss) charges the external soft-start capacitor (Css) to build a ramp-up voltage internally. The RTQ2527D achieves a linear and monotonic soft-start by tracking the voltage ramp until the voltage exceeds the internal reference. The soft-start ramp time can be calculated using Equation 1:

$$t_{SS}(s) = \frac{V_{REF} \times C_{SS}}{I_{SS}} = \frac{0.8V \times C_{SS}(F)}{0.44 \mu A}$$
(1)

17.4 Power Good

When the output voltage is greater than V_{IT} + V_{HYS}, the output voltage is considered good and the open-drain PGOOD pin goes high impedance and is typically pulled high with external resistor. If V_{OUT} drops below V_{IT} or if V_{BIAS} drops below 1.9 V, the open-drain output turns on and pulls the PGOOD output low. The PGOOD pin also asserts when the device is disabled, OCP or OTP triggered.

17.5 Overcurrent Protection

The RTQ2527D has built-in overcurrent protection. When overcurrent (typ. 4.6A) is detected, the RTQ2527D starts foldback and limits the current at typical 2.25A. It allows the device to supply surges of up to 4.6A and prevent the device over-heating if short circuit happens.



17.6 **Thermal Protection**

The RTQ2527D includes an over-temperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation, and will shut down the LDO when the junction temperature exceeds approximately 165°C. It will re-enable the LDO once the junction temperature drops back to approximately 140°C. The RTQ2527D will cycle in and out of thermal shutdown without latch-up or damage until the overstress condition is removed. Long term overstress (T_J > 125°C) should be avoided as it can degrade the performance or shorten the life of the part.



18 Application Information

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and reserve suitable design margin to ensure the functional suitability of their components and systems.

The RTQ2527D is a low dropout regulator that features soft-start capability. It provides EN and PGOOD for easy system sequence control, and built-in overcurrent and thermal protection for safe operation.

18.1 Dropout Voltage

Because of the two power supply inputs, VIN and VBIAS, and one VOUT regulator output, there are two Dropout voltages specified. The first is the VIN Dropout voltage, which is the voltage difference (VIN – VOUT) when VOUT starts to decrease by percent specified in the Electrical Characteristics table.

The second, VBIAS dropout voltage, is the voltage difference (VBIAS – VOUT) when VIN and VBIAS pins are joined together and VOUT starts to decrease. This option allows the device to be used in applications where an auxiliary bias voltage is not available or low dropout is not required. In these applications, VBIAS is suggested to be 1.4V above VOUT and attention on power rating and thermal is needed.

18.2 Input, Output, and Bias Capacitor Selection

The device is designed to be stable for all available types and values of output capacitors $\geq 2.2\mu F$. The device is also stable with multiple capacitors in parallel, which can be of any type or value. The capacitance required on the VIN and VBIAS pins strongly depends on the input supply source impedance. To counteract any inductance in the input, the minimum recommended capacitor for VIN is $1\mu F$ and minimum recommended capacitor for VBIAS is $0.1\mu F$. If VIN and VBIAS are connected to the same supply, the recommended minimum capacitor for VBIAS is $4.7\mu F$. Good quality, low ESR capacitors should be used on the input; ceramic X5R and X7R capacitors are preferred. These capacitors should be placed as close the pins as possible for optimum performance.

18.3 Adjusting the Output Voltage

The output voltage of the RTQ2527D is adjustable from 0.8V to 3.6V by external voltage divider resisters as shown in Typical Application Circuit. R1 and R2 can be used to calculate the output voltage. In order to achieve the maximum accuracy specifications, R2 should be $\leq 4.99k\Omega$.

18.4 Power-Up Sequence Requirement

The RTQ2527D supports power on the input VIN, VBIAS, and EN pins in any order without damaging the device. Generally, connecting the EN and VIN for most application is acceptable, as long as VIN and VEN are greater than the EN threshold (min. = 1.1V) and the input ramp rate of VIN and VBIAS is faster than the output settled soft-start ramp rate. If the VIN/BIAS input source ramp rate is slower than the output settled soft-start time, the output will track the input supply ramp up level and minus the dropout voltage until it reaches the settled output voltage level. For the other case, if EN is connected with VBIAS, and the provided VIN is present before VBIAS, the output soft-start will work as programmed. If VBIAS and VEN are present before VIN is applied and the settled soft-start time has expired, then VOUT tracks VIN ramp up. If the soft-start time has not expired, output tracks VIN ramp up until output reaches the value set by the charging soft-start capacitor.



18.5 Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature T_{J(MAX)}, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

 $PD(MAX) = (TJ(MAX) - TA) / \theta_{JA}$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, $\theta_{JA(EVB)}$, is highly package dependent. For a WDFN-10L 3x3 package, the thermal resistance, $\theta_{JA(EVB)}$, is 41.5°C/W on a high effective-thermal-conductivity four- layer test board. The maximum power dissipation at TA = 25°C can be calculated as below:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (41.5^{\circ}C/W) = 2.41W$ for a WDFN-10L 3x3 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, $\theta_{JA(EVB)}$. The derating curves in Figure 1 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 1. Derating Curve of Maximum Power Dissipation

18.6 Layout Considerations

For best performance of the RTQ2527D, the PCB layout suggestions below are highly recommended:

- 1. Input capacitor must be placed as close as possible to the IC to minimize the power loop area.
- 2. Minimize the power trace length and avoid using vias for the input and output capacitors connection.

Figure 2 shows the examples for the layout reference which helps the inductive parasitic components minimization, load transient reduction and good circuit stability.

RICHTEK is a registered trademark of Richtek Technology Corporation.



GND layout trace should be wider for thermal consideration.






Figure 2. PCB Layout Guide



19 Outline Dimension





DETAILA

Pin #1 ID and Tie Bar Mark Options


Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Comple of	Di	mensions In	Dimension	s In Inches
Symbol	Min	Max	Min	Max
А	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	b 0.180		0.007	0.012
D	2.950	3.050	0.116	0.120
D2	2.300	2.650	0.091	0.104
Е	2.950	3.050	0.116	0.120
E2	1.500	1.750	0.059	0.069
е	0.5	600	0.0)20
L	0.350	0.450	0.014	0.018

W-Type 10L DFN 3x3 Package



20 Footprint Information




Dookogo	Number of	Footprint Dimension (mm)								Toloropoo
Package	Pin	Р	Α	В	С	D	Sx	Sy	М	Tolerance
V/W/U/X/ZDFN3*3-10	10	0.50	3.80	2.10	0.85	0.30	2.55	1.70	2.30	±0.05




21 Packing Information

21.1 Tape and Reel Data



Package Type	Tape Size Pocket Pitch (W1) (mm) (P) (mm)		Reel Size (A) (mm) (in)		Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
QFN/DFN 3x3	12	8	180	7	1,500	160	600	12.4/14.4



C, D and K are determined by component size.

The clearance between the components and the cavity is as follows:

- For 12mm carrier tape: 0.5mm max.

Tape Size	W1	Р		В		F		Ø٦		Н
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

RICHTEK is a registered trademark of Richtek Technology Corporation.



21.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	3 reels per inner box Box A
2	HIC & Desiccant (1 Unit) inside	5	12 inner boxes per outer box
3	Caution label is on backside of Al bag	6	Outer box Carton A

Container	R	Reel	Вох				Carton			
Package	Size	Units	Item	Size(cm)	Reels	Units	Item	Size(cm)	Boxes	Unit
OEN/DEN 2x2	7"	4 500	Box A	18.3*18.3*8.0	3	4,500	Carton A	38.3*27.2*38.3	12	54,000
QFN/DFN 3x3	/"	7" 1,500	Box E	18.6*18.6*3.5	1	1,500	For Combined or Partial Reel.			

20



21.3 **Packing Material Anti-ESD Property**

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω /cm ²	10 ⁴ to 10 ¹¹					

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2023 Richtek Technology Corporation. All rights reserved.

RTQ2527D DS-00 December 2023 www.richtek.com



Datasheet Revision History

Version	Date	Description	Item
00 2023/12/	2022/42/6	3/12/6 Final	Ordering Information on P2
	2023/12/0		Marking Information on P2