

Bi-Directional Current and Power Monitor with I²C Interface for High-Side or Low-Side Measurement

1 General Description

The RTQ6059 is a high-accuracy current-sense monitor with an I²C and SMBus interface. The device provides full information for the system by reading the load current and power.

The device monitors both the voltage drops across the sense resistor and the BUS voltage, converting them into the current in amperes and power in watts through an internal analog-to-digital converter ADC. The programmable calibration, adjustable conversion time, and an averaging function are also built in for more design flexibility.

The RTQ6059 provides a wide operating temperature range from -40°C to 125°C and operates with an input voltage range from 3V to 5.5V. The device can sense the current on common-mode bus voltages ranging from 0V to 32V.

The RTQ6059 is available in a small 8-pin TSOT-23-8 (COL) package.


2 Features

- I²C and SMBus Compatible Interface
- Bi-Direction Current Sensing, Available for High-Side or Low-Side Sensing
- 3V to 5.5V Input Voltage Range
- Monitor Bus Voltage from 0V to 32V
- High Accuracy, Maximum 0.5% Over-Temperature
- Junction Temperature Range: -40°C to 125°C
- TSOT-23-8 (COL) Package


3 Applications

- Servers, Storage, and Network Equipment
- Portable, Battery-Powered Systems
- Point of Load (POL) Power Modules
- Notebook Computers
- High End Digital TV


4 Simplified Application Circuit



5 Ordering Information



6 Marking Information



00=: Product Code
DAN: Date Code

Note 1.


- Marked with ⁽¹⁾ indicated: Compatible with the current requirements of IPC/JEDEC J-STD-020.
- Marked with ⁽²⁾ indicated: Richtek products are Richtek Green Policy compliant.

Table of Contents

1	General Description -----	1	17.7	Programing Example	13
2	Features -----	1	17.8	Conversion Ready Indicator.....	13
3	Applications -----	1	17.9	Digital Interface	13
4	Simplified Application Circuit -----	1	17.10	Serial Bus Address.....	14
5	Ordering Information -----	2	17.11	Write Protocol	15
6	Marking Information -----	2	17.12	Read Protocol	15
7	Pin Configuration -----	4	18	Application Information -----	17
8	Functional Pin Description -----	4	18.1	Power Up	17
9	Functional Block Diagram -----	4	18.2	Choosing the Sense Resistor.....	17
10	Absolute Maximum Ratings -----	5	18.3	Filtering and Input Considerations	17
11	ESD Susceptibility -----	5	18.4	Layout Guidelines	18
12	Recommended Operating Conditions -----	5	19	Functional Register Description -----	19
13	Thermal Information -----	5	20	Outline Dimension -----	27
14	Electrical Characteristics -----	6	21	Footprint Information -----	28
15	Typical Application Circuit -----	9	22	Packing Information -----	29
16	Typical Operating Characteristics -----	10	22.1	Tape and Reel Data	29
17	Operation -----	11	22.2	Tape and Reel Packing	30
17.1	Basic ADC Functions.....	11	22.3	Packing Material Anti-ESD Property	31
17.2	Mode Configuration	11	23	Datasheet Revision History -----	32
17.3	Conversion Time and Averaging.....	11			
17.4	Bus Voltage and Shunt Voltage Range Setting.....	12			
17.5	Calibration and Current Calculation.....	12			
17.6	Power Calculation	13			

7 Pin Configuration

(TOP VIEW)




TSOT-23-8 (COL)

8 Functional Pin Description

Pin No.	Pin Name	I/O	Pin Function
1	IN+	Analog Input	Positive current-sensing input. The power side connects to an external sense resistor.
2	IN-	Analog Input	Negative current-sensing input. The load side connects to an external sense resistor. The bus voltage is measured from this pin to ground.
3	GND	Ground	Ground.
4	VS	Power	Power supply, 3V to 5.5V. Connect a 0.1μF capacitor as close to the VS pin as possible.
5	SCL	Digital Input	Serial clock interface.
6	SDA	Digital IN/OUT	Bi-directional serial data interface.
7	A0	Digital Input	Address pin. Connect to GND, SCL, SDA, or VS.
8	A1	Digital Input	Address pin. Connect to GND, SCL, SDA, or VS.

9 Functional Block Diagram



10 Absolute Maximum Ratings

(Note 2)

- Supply Input Voltage, V_S ----- -0.3V to 6V
- Power Sensing Pins, Common Mode $(V_{IN+} + V_{IN-})/2$, V_{CM} ----- -0.3V to 40V
- Power Sensing Pins, Different Mode $(V_{IN+} - V_{IN-})$, V_{SENSE} ----- -40V to 40V
- Other Pins ----- -0.3 to 6V
- Input Current into Any Pin, I_{IN} ----- 5mA
- Open-Drain Digital Output Current, I_{OUT} ----- 10mA
- Lead Temperature (Soldering, 10 sec.)----- 260°C
- Junction Temperature ----- 150°C
- Storage Temperature Range ----- -65°C to 150°C

Note 2. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

11 ESD Susceptibility

(Note 3)

- HBM (Human Body Model)----- 2kV

Note 3. Devices are ESD sensitive. Handling precautions are recommended.

12 Recommended Operating Conditions

(Note 4)

- Common-Mode Input Voltage, V_{CM} ----- 12V
- Operating Supply Voltage, V_S ----- 3.3V
- Junction Temperature Range----- -40°C to 125°C

Note 4. The device is not guaranteed to function outside its operating conditions.

13 Thermal Information

(Note 5 and Note 6)

Thermal Parameter		TSOT-23-8 (COL)	Unit
θ_{JA}	Junction-to-ambient thermal resistance (JEDEC standard)	104.82	°C/W
$\theta_{JC(Top)}$	Junction-to-case (top) thermal resistance	55.9	°C/W
$\theta_{JC(Bottom)}$	Junction-to-case (bottom) thermal resistance	17	°C/W
$\theta_{JA(EVB)}$	Junction-to-ambient thermal resistance (specific EVB)	109.28	°C/W
$\Psi_{JC(Top)}$	Junction-to-top characterization parameter	12.01	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	42.43	°C/W

Note 5. For more information about thermal parameter, see the Application and Definition of Thermal Resistances report, AN061.

Note 6. $\theta_{JA(EVB)}$, $\Psi_{JC(TOP)}$, and Ψ_{JB} are measured on a high effective-thermal-conductivity two-layer test board (Richtek EVB), which is in the size of 70mm x 50mm; furthermore, all layers with 1 oz. Cu. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions.

14 Electrical Characteristics

($T_A = 25^\circ\text{C}$, $V_S = 3.3\text{V}$, $V_{IN+} = 12\text{V}$, $V_{SENSE} = (V_{IN+} - V_{IN-}) = 32\text{mV}$, $\text{PGA} = /1$, and $\text{BRNG} = 1$, unless otherwise noted.)


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
Power Supply							
Operating Supply Range	V_S		3	--	5.5	V	
Quiescent Current	I_Q		--	0.7	1	mA	
	I_{Q_SD}	Power-down (shutdown) mode	--	6	15	μA	
Input Voltage Logic-High	V_{IH}	Rising	--	2.2	--	V	
Input Voltage Logic-Low	V_{IL}	Falling	--	2	--		
Input							
Sense Voltage Input Range		PGA = /1	-40	--	40	mV	
		PGA = /2	-80	--	80		
		PGA = /4	-160	--	160		
		PGA = /8	-320	--	320		
Bus Voltage Input Range	V_{BUS}	BRNG = 1	0	--	32	V	
		BRNG = 0	0	--	16		
Common-Mode Rejection	CMRR	$0\text{V} \leq V_{IN+} \leq 32\text{V}$	100	120	--	dB	
Sense Offset Voltage, RTI	V_{OS}	Conversion time $\geq 532\mu\text{s}$	PGA = /1	--	± 10	± 50	μV
			PGA = /2	--	± 20	± 75	
			PGA = /4	--	± 30	± 75	
			PGA = /8	--	± 40	± 100	
		Conversion time = $276\mu\text{s}$	PGA = /1	--	± 10	± 50	
			PGA = /2	--	± 20	± 75	
			PGA = /4	--	± 30	± 100	
			PGA = /8	--	± 40	± 150	
		Conversion time = $148\mu\text{s}$	PGA = /1	--	± 10	± 150	
			PGA = /2	--	± 20	± 200	
			PGA = /4	--	± 30	± 200	
			PGA = /8	--	± 40	± 300	
		Conversion time = $84\mu\text{s}$	PGA = /1	--	± 10	± 200	
			PGA = /2	--	± 20	± 200	
			PGA = /4	--	± 30	± 350	
			PGA = /8	--	± 40	± 450	
Sense Offset Voltage, RTI vs. Temperature (Note 7)		$-25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ Conversion time $\geq 276\mu\text{s}$	--	0.1	--	$\mu\text{V}/^\circ\text{C}$	
		$-25^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ Conversion time $\leq 148\mu\text{s}$	--	5	--		

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Sense Offset Voltage, RTI vs. Power Supply	PSRR	$3V \leq V_S \leq 5.5V$	--	10	--	$\mu V/V$
Current Sense Gain Error vs. Temperature (Note 7)			--	± 40	--	m%
		$-25^{\circ}C \leq T_A \leq 125^{\circ}C$	--	1	--	m%/ $^{\circ}C$
IN+ Input Bias Current, IIN+	IB+	Active mode	--	20	--	μA
IN+ Input Bias Current, IIN- IN- Pin Input Impedance	IB-	Active mode	--	20 320	--	μA $k\Omega$
IIN+ Pin Input Leakage		Power-down mode	--	0.1	0.5	μA
IIN- Pin Input Leakage		Power-down mode	--	0.1	0.5	μA
DC Accuracy						
ADC Native Resolution			--	12	--	Bits
1 LSB Step Size		Sense voltage	--	10	--	μV
		Bus voltage	--	4	--	mV
Current Measurement Error Over-Temperature		Conversion time $\geq 276\mu s$	--	± 0.2	± 0.3	%
		Conversion time = 148 μs	--	± 0.2	± 0.5	
		Conversion time = 84 μs	--	± 0.2	± 0.9	
		$-25^{\circ}C \leq T_A \leq 125^{\circ}C$ Conversion time $\geq 276\mu s$	--	--	± 0.5	
		$-25^{\circ}C \leq T_A \leq 125^{\circ}C$ Conversion time $\leq 148\mu s$	--	--	± 1.2	
Bus Voltage Measurement Error Over-Temperature		Conversion time $\geq 276\mu s$	--	± 0.2	± 0.5	%
		Conversion time = 148 μs	--	± 0.2	± 0.6	
		Conversion time = 84 μs	--	± 0.2	± 1.2	
		$-25^{\circ}C \leq T_A \leq 125^{\circ}C$ Conversion time $\geq 148\mu s$	--	--	± 1	
		$-25^{\circ}C \leq T_A \leq 125^{\circ}C$ Conversion time = 84 μs	--	--	± 1.3	
Differential Nonlinearity (Note 7)			--	± 0.1	--	LSB
ADC Timing						
ADC Conversion Time, Continuous Mode	tCT1	12 bit	--	532	586	μs
		11 bit	--	276	304	
		10 bit	--	148	163	
		9 bit	--	84	93	
SMBus						
SMBus Timeout			--	28	35	ms
DIGITAL INPUT/OUTPUT						
Input Capacitance (Note 7)			--	3	--	pF
Leakage Input Current	I _{LEAK}	$0 \leq \text{Input Pin Voltage} \leq V_S$	--	0.1	--	μA
SCL, SDA High-Level Input Threshold Voltage	V _{IH_I2C}		0.7 x V _S	--	--	V

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
SCL, SDA Low-Level Input Threshold Voltage	V _{IL_I2C}		--	--	0.3 x V _S	V
Output Low Level for SDA	V _{OL_SDA}	I _{OL} = 3mA	--	--	0.4	V

Note 7. Guaranteed by design.


15 Typical Application Circuit




Note 8. All the input and output capacitors are the suggested values, referring to the effective capacitances and subject to any de-rating effects, such as DC Bias.

16 Typical Operating Characteristics


Sense Offset vs. Temperature




Shunt Gain Error vs. Temperature




BUS Voltage Offset vs. Temperature




BUS Gain Error vs. Temperature



Active IQ vs. Temperature



Shutdown IQ vs. Temperature



17 Operation

The RTQ6059 is a high-side/low-side current and power monitor with an integrated 12-bit ADC. The device is ideal for a variety of industrial and telecom equipment applications.

The RTQ6059 operates in a wide 0V to 32V input common-mode voltage range and an internal 12-bit integrating analog-to-digital converter (ADC) allows the user to read data such as voltage, current, and power. The full-scale voltage is from $\pm 40\text{mV}$, $\pm 80\text{mV}$, $\pm 160\text{mV}$, and $\pm 320\text{mV}$ and the calibration function allows for a wide dynamic range current measurement and application flexibility in choosing sense resistor values.

17.1 Basic ADC Functions

When powering on the RTQ6059, the default MODE bits in [Configuration Register](#) are set to 111, indicating the normal operating mode; the RTQ6059 performs continuous conversion of the sense voltage up to the number specified in the sense voltage averaging function (SADC bits in Configuration Register), followed by the conversion of the bus voltage up to the number specified in the bus voltage averaging function (BADC bits in Configuration Register). Additionally, the Mode control in Configuration Register allows for the selection of conversion modes for voltage (bus voltage) or current (sense voltage), either continuously or in response to a triggered event.

All current and power calculations are carried out in the background and do not affect the conversion time. The conversion times listed in Electrical Characteristics can be used to determine the actual conversion time.

Entering Power-Down mode reduces the quiescent current and turns off the current into the RTQ6059 inputs, preventing any supply drain. However, it takes $40\mu\text{s}$ to fully recover from Power-Down mode. Alternatively, setting the MODE bits in Configuration Register to ADC Off mode stops all conversions.

17.2 Mode Configuration

The RTQ6059 provides an ADC configuration function through the Configuration Register (00h); the device includes all-register reset, ADC conversion times, averaging mode, and operating mode configuration.

The device has several operating modes for ADC operation, including continuous mode, trigger mode, and shutdown mode. In the default operating mode (continuous mode), the device continuously converts the sensed voltage and bus voltage. After the voltage is read, the current is calculated by the value of the calibration setting and further used to calculate power.

When the device operates in trigger mode, the register data is preserved; the ADC updates the data only after the Configuration Register (00h) executes a new "WRITE" sequence.

The device also provides a shutdown mode designed to reduce the input quiescent current. When the device operates in shutdown mode, the registers remain accessible for both writing and reading operations. The device keeps in shutdown mode until either continuous mode or triggered mode is selected.

17.3 Conversion Time and Averaging

The RTQ6059 provides configurable conversion time and averaging time through the Configuration Register (00h), allowing the user to optimize the design to meet specific accuracy and system-timing requirements. The conversion time setting for both sense voltage and bus voltage can be selected to range from $84\mu\text{s}$ to 68.1ms. A longer conversion time results in higher noise immunity but also requires more time for data updating. Figure 1 shows the relationship between noise performance and conversion time.

The averaging function also enhances the measurement accuracy by effectively filtering the signal. This approach allows the device to reduce noise in the measurement that may be caused by noise coupling into the signal. A higher number of averages enables the device to be more effective in reducing the noise component of the measurement.




Figure 1. Noise vs. Conversion Time

17.4 Bus Voltage and Shunt Voltage Range Setting

The RTQ6059 provides bus (BRNG) and shunt voltage (PGA) selection functions through the Configuration Register (00h). The device includes bus voltage settings to 16V or 32V and configurations for shunt voltage setting operating modes. Bit 13 BRNG of the device has two operating modes for bus range operation, including 16V and 32V.

Bit 12 and 11 of the device also provide PGA gain settings for the sense voltage full-scale voltage range, including ±40mV, ±80mV, ±160mV, and ±320mV.

17.5 Calibration and Current Calculation

The Calibration Register (05h) is calculated based on the shunt resistor value and the required current resolution. The equation is shown as follows:

$$\text{Calbration Setting (dec)} = \frac{0.04096}{R_{SHUNT} \times I_{LSB}}$$

where

- 0.04096 is an internal fixed value.
- I_{LSB} is the resolution of the measurement current.

The highest resolution for the Current Register (04h) can be obtained by using the smallest allowable Current_LSB based on the maximum output current. The equation is shown as follows:

$$\text{Current Resolution} = \frac{\text{Maximum Current}}{2^{15}}$$

While the highest resolution is lower than the expected resolution, it is common to select a value for the Current_LSB to the nearest round number and above the highest resolution to simplify the conversion of the current in amperes and power in watts, respectively.

After programming the Calibration Register (05h), the Current Register (04h) is calculated by multiplying the decimal value of the Sense Voltage Register (01h) contents by the decimal value of the Calibration Register and then dividing by 4096. The equation is shown as follows:

$$\text{Current} = \frac{\text{Sense Voltage} \times \text{Calibration Setting}}{4096}$$

After the device is powered on, the Current Register (04h) and the Power Register (03h) remain at zero. The Current Register (04h) and the Power Register (03h) are updated based on the corresponding sense voltage and bus voltage.

17.6 Power Calculation

After the Current Register (04h) has been updated, the power is calculated by multiplying the decimal value of the Bus Voltage Register (02h) by the decimal value of the Current Register, and then divided by 5000. The equation is shown as follows:

$$\text{Power} = \frac{\text{Bus Voltage} \times \text{Current}}{5000}$$

17.7 Programing Example

[Table 1](#) shows an example for the register data in a real application.

Table 1. Power Calculation Procedure

Condition: V _{CM} = 12V, R _{SHUNT} = 2mΩ, Load Current = 10A						
Procedure	Resister	Address	Data (Hex)	Data (Dec)	LSB	Value
Step 1	Configuration	00h	019F	--	--	--
Step 2	Sense Voltage	01h	07D0	2000	10μV	20mV
Step 3	Bus Voltage	02h	5D98	2995	4mV	11.98V
Step 4	Calibration	05h	5000	20480	--	--
Step 5	Current	04h	2710	10000	1mA	10.0A
Step 6	Power	03h	1766	5990	20mW	119.8W

17.8 Conversion Ready Indicator

The Conversion Ready state of the device can inform the user when the device has completed the previous conversion and is ready to begin a new conversion. This is achieved by reading the Conversion Ready Flag (address = 02h, CVRF, bit 1). CVRF is cleared when reading the BUS voltage register.

17.9 Digital Interface

The RTQ6059 supports a general-purpose serial interface to the I²C bus and SMBus to control and monitor the configuration registers. The device supports the protocol in fast mode (1kHz to 400kHz) and high-speed mode (1kHz to 2560kHz).

[Table 2](#) shows the timing requirements for fast mode and high-speed mode.




Figure 2. Bus Timing Diagram

Table 2. Timing Requirements

Parameter	Symbol	FAST MODE		HIGH-SPEED MODE		Unit
		Min	Max	Min	Max	
SCL Clock Frequency	f _{SCL}	1	400	1	2560	kHz
(Repeated) Start Hold Time	t _{HD;STA}	0.6	--	0.16	--	μs
SCL Clock Low Period	t _{LOW}	1.3	--	0.25	--	μs
SCL Clock High Period	t _{HIGH}	0.6	--	0.06	--	μs
(Repeated) Start Setup Time	t _{SU;STA}	0.6	--	0.16	--	μs
SDA Data Hold Time	t _{HD;DAT}	0	0.9	0	0.09	μs
SDA Setup Time	t _{SU;DAT}	0.1	--	0.01	--	μs
STOP Condition Setup Time	t _{SU;STO}	0.6	--	0.16	--	μs
Bus Free Time between Stop and Start	t _{BUF}	1.3	--	0.16	--	μs
Fall Time of SCL Signals	t _F	--	300	--	150	ns
Fall Time of SDA Signals	t _F	--	300	--	40	ns
Rise Time of SCL Signals	t _R	--	300	--	40	ns
Rise Time of SDA Signals for f _{SCL} ≤ 100kHz	t _R	--	1000	--	--	ns

17.10 Serial Bus Address

The system supports the configuration of 16 distinct slave addresses using two pins, A1 and A0, for address configuration. The system is able to control a maximum of 16 RTQ6059 ICs on a single I²C bus. The device samples the state of the pins A0 and A1 during every bus communication. Configure the slave address before initiating any activity on the interface. Table 3 lists the 16 addresses, determined by the combination of A1/A0 pins.

Table 3. Slave Addresses Selection

A1	A0	Slave Address	Slave Address (Hex)
GND	GND	1000000	40
GND	VS	1000001	41
GND	SDA	1000010	42
GND	SCL	1000011	43
VS	GND	1000100	44
VS	VS	1000101	45
VS	SDA	1000110	46
VS	SCL	1000111	47
SDA	GND	1001000	48
SDA	VS	1001001	49
SDA	SDA	1001010	4A
SDA	SCL	1001011	4B
SCL	GND	1001100	4C
SCL	VS	1001101	4D
SCL	SDA	1001110	4E
SCL	SCL	1001111	4F

17.11 Write Protocol

The master begins communication with a START condition, followed by the 7-bit slave address with the bit set to low. The RTQ6059 acknowledges the address and then the master sends a command byte indicating the address of the register. The RTQ6059 acknowledges the command byte and then updates the register pointer into the desired register. The master then delivers the next two data bytes to the register addressed by the register pointer, and the RTQ6059 acknowledges the receipt of each data byte. The transmission is ended when the master sends a START or STOP condition.




Figure 3. Timing Diagram for Write Word Format

17.12 Read Protocol

The master begins a read operation with a START condition, followed by the 7-bit slave address and the bit set to low. During a read operation, the last value stored in the register pointer by a write operation determines which register is read. To change the register pointer for a read operation, a new value must be written to the register pointer.

This write is accomplished by issuing a slave address byte with the bit set to low, followed by the register pointer byte. No additional data is required. The master then generates a START condition and sends the slave address

byte with the bit set to high to initiate the read command. The next byte is transmitted by the slave and is the most significant byte of the register indicated by the register pointer. This byte is followed by an acknowledgement from the master. Subsequently, the slave transmits the least significant byte. The master acknowledges the receipt of the data byte. The master may terminate the data transfer by generating a Not-Acknowledge signal after receiving any data byte, or by generating a START or STOP condition. If repeated reads from the same register are desired, it is not necessary to continuously send the register pointer bytes; the device retains the register pointer value until it is changed by the next write operation.




Figure 4. Timing Diagram for Read Word Format

Application Information

(Note 9)

17.13 Power Up

The VS pin must exceed the Power-On Reset threshold (VPOR) of 2V to prevent the RTQ6059 from entering power-on reset. A power-on reset will clear all data from the registers.

17.14 Choosing the Sense Resistor

A high RSHUNT value causes the power-source voltage to drop due to IR loss. To minimize voltage loss, use the lowest RSHUNT value. The full scale VSENSE should be less than the full code of ±320mV, ±160mV, ±80mV, or ±40mV, based on the PGA setting.

At low current levels, a high RSHUNT value permits more accurate measurement of lower currents, because offsets are less significant with a large sense voltage.

At high current levels, the I²R loss in RSHUNT can be significant. Therefore, the resistor value and power dissipation rating should be carefully considered during selection. Also, the value of the sense resistor might drift if it experiences excessive heating.

17.15 Filtering and Input Considerations

The RTQ6059 provides several methods to reduce the effect from the input noise. For example, conversion time and averaging mode can be flexibly chosen through the register (00h). However, to prevent device damaging from the load dumps, reverse battery protection, fast load-switching, and inductive kickback voltages, the input filter and input voltage clamping schemes are needed to protect the device during such conditions.

Figure 5 shows the recommended schematic for input filtering. Filtering at the input means the current noise is not amplified and the RTQ6059 can drive a cleaner signal into the ADC without an output filter loading down the ADC.




Figure 5. Input Filter

If the selected device specifies that the Absolute Maximum Common-Mode Voltage rating cannot exceed the system maximum expected voltage surge, then it needs input protection. Along with some passive components, the current sensor needs transient voltage suppression (TVS) or Zener diodes at the inputs for protection. Figure 6 shows an example using a cost-optimized current sensor.




Figure 6. Input Protection

17.16 Layout Guidelines

- A Kelvin sense arrangement is required for optimal performance. Connect the input pins (IN+ and IN-) to the sensing resistor using a 4-wire connection.
- PCB trace resistance from the sense resistor to the IN+ and IN- pins can affect the power measurement accuracy. Place the sense resistors as close as possible to the RTQ6059 and avoid using minimum-width PCB traces.
- Place the power-supply bypass capacitor as close as possible to the supply and ground pins.




Figure 7. PCB Layout Guide

Note 9. The information provided in this section is for reference only. The customer is solely responsible for the designing, validating, and testing your product incorporating Richtek’s product and ensure such product meets applicable standards and any safety, security, or other requirements.

18 Functional Register Description

[Table 4](#) shows a summary of the RTQ6059 registers. These registers are two bytes with an I²C interface.

Table 4. Register List

Address	Register Name	Default	Type	Description
0x00h	Configuration	399Fh	RW	Operating mode configuration, conversion times and averaging setting
0x01h	Sense Voltage	--	R	Sense voltage measurement data
0x02h	Bus Voltage	--	R	Bus voltage measurement data
0x03h	Power	0000h	R	Calculated power data
0x04h	Current	0000h	R	Calculated current data
0x05h	Calibration	0000h	RW	Current Calibration

Table 5. Configuration Register

Address: Configuration Register (0x00h)																
Description: The Configuration Register settings control the operating modes for the device. This register controls the conversion time settings for both the sense and bus voltage measurements, as well as the conversion time and averaging mode used. The operating mode that controls what signals are selected to be measured is also programmed in the Configuration Register. The Configuration Register can be read from at any time without impacting or affecting the device settings or a conversion in progress. Writing to the Configuration Register halts any conversion in progress until the write sequence is completed, resulting in a new conversion starting based on the new contents of the Configuration Register (00h). This halt prevents any uncertainty in the conditions used for the next completed conversion.																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	RST	X	BRNG	PG1	PG0	BADC 4	BADC 3	BADC 2	BADC 1	SADC 4	SADC 3	SADC 2	SADC 1	MODE 3	MODE 2	MODE 1
Default	0	0	1	1	1	0	0	1	1	0	0	1	1	1	1	1
Type	RW	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Bit	Name	Description																				
15	Reset Bit (RST)	Sets this bit to '1' to reset all registers as the default value. This bit self-clears.																				
13	Bus Voltage Range (BRNG)	Sets the bus voltage range '0' = 16V FSR, '1' = 32V FSR (default).																				
12:11	PGA (Sense Voltage Only)	<p>Sets the PGA gain and sense voltage range. Table 6 shows the gain and sense voltage range for each bit setting.</p> <p style="text-align: center;">Table 6. PGA Settings [12:11] Combinations</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>VSENSE Range</th> <th>Gain</th> <th>PG1</th> <th>PG0</th> </tr> </thead> <tbody> <tr> <td>±40mV</td> <td>/1</td> <td>0</td> <td>0</td> </tr> <tr> <td>±80mV</td> <td>/2</td> <td>0</td> <td>1</td> </tr> <tr> <td>±160mV</td> <td>/4</td> <td>1</td> <td>0</td> </tr> <tr> <td>±320mV (default)</td> <td>/8</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	VSENSE Range	Gain	PG1	PG0	±40mV	/1	0	0	±80mV	/2	0	1	±160mV	/4	1	0	±320mV (default)	/8	1	1
VSENSE Range	Gain	PG1	PG0																			
±40mV	/1	0	0																			
±80mV	/2	0	1																			
±160mV	/4	1	0																			
±320mV (default)	/8	1	1																			

Bit	Name	Description																																																																														
10:7	Bus ADC Conversion Time/Averaging(BADC)	<p>Sets the conversion time or the number of samples used for the bus voltage measurement. Table 7 shows the BADC bit options and related conversion times for each bit setting (02h).</p> <p style="text-align: center;">Table 7. BADC Settings [10:7] Combinations</p> <table border="1"> <thead> <tr> <th>Conversion Time (ms)</th> <th>Mode/Samples</th> <th>BADC 4</th> <th>BADC 3</th> <th>BADC 2</th> <th>BADC 1</th> </tr> </thead> <tbody> <tr><td>0.084</td><td>9 bit</td><td>0</td><td>x</td><td>0</td><td>0</td></tr> <tr><td>0.148</td><td>10 bit</td><td>0</td><td>x</td><td>0</td><td>1</td></tr> <tr><td>0.276</td><td>11 bit</td><td>0</td><td>x</td><td>1</td><td>0</td></tr> <tr><td>0.532 (default)</td><td>12 bit</td><td>0</td><td>x</td><td>1</td><td>1</td></tr> <tr><td>0.532</td><td>12 bit</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1.06</td><td>2 samples</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>2.13</td><td>4 samples</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>4.26</td><td>8 samples</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>8.51</td><td>16 samples</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>17.02</td><td>32 samples</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>34.05</td><td>64 samples</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>68.1</td><td>128 samples</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	Conversion Time (ms)	Mode/Samples	BADC 4	BADC 3	BADC 2	BADC 1	0.084	9 bit	0	x	0	0	0.148	10 bit	0	x	0	1	0.276	11 bit	0	x	1	0	0.532 (default)	12 bit	0	x	1	1	0.532	12 bit	1	0	0	0	1.06	2 samples	1	0	0	1	2.13	4 samples	1	0	1	0	4.26	8 samples	1	0	1	1	8.51	16 samples	1	1	0	0	17.02	32 samples	1	1	0	1	34.05	64 samples	1	1	1	0	68.1	128 samples	1	1	1	1
		Conversion Time (ms)	Mode/Samples	BADC 4	BADC 3	BADC 2	BADC 1																																																																									
		0.084	9 bit	0	x	0	0																																																																									
		0.148	10 bit	0	x	0	1																																																																									
		0.276	11 bit	0	x	1	0																																																																									
		0.532 (default)	12 bit	0	x	1	1																																																																									
		0.532	12 bit	1	0	0	0																																																																									
		1.06	2 samples	1	0	0	1																																																																									
		2.13	4 samples	1	0	1	0																																																																									
		4.26	8 samples	1	0	1	1																																																																									
		8.51	16 samples	1	1	0	0																																																																									
		17.02	32 samples	1	1	0	1																																																																									
		34.05	64 samples	1	1	1	0																																																																									
68.1	128 samples	1	1	1	1																																																																											
6:3	Sense ADC Resolution/Averaging (SADC)	<p>Sets the conversion time or the number of samples used for the bus voltage measurement. Table 8 shows the SADC bit options and related conversion times for each bit setting (01h).</p> <p style="text-align: center;">Table 8. SADC Settings [6:3] Combinations</p> <table border="1"> <thead> <tr> <th>Conversion Time (ms)</th> <th>Mode/Samples</th> <th>SADC 4</th> <th>SADC 3</th> <th>SADC 2</th> <th>SADC 1</th> </tr> </thead> <tbody> <tr><td>0.084</td><td>9 bit</td><td>0</td><td>x</td><td>0</td><td>0</td></tr> <tr><td>0.148</td><td>10 bit</td><td>0</td><td>x</td><td>0</td><td>1</td></tr> <tr><td>0.276</td><td>11 bit</td><td>0</td><td>x</td><td>1</td><td>0</td></tr> <tr><td>0.532 (default)</td><td>12 bit</td><td>0</td><td>x</td><td>1</td><td>1</td></tr> <tr><td>0.532</td><td>12 bit</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1.06</td><td>2 samples</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>2.13</td><td>4 samples</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>4.26</td><td>8 samples</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>8.51</td><td>16 samples</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>17.02</td><td>32 samples</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>34.05</td><td>64 samples</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>68.1</td><td>128 samples</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	Conversion Time (ms)	Mode/Samples	SADC 4	SADC 3	SADC 2	SADC 1	0.084	9 bit	0	x	0	0	0.148	10 bit	0	x	0	1	0.276	11 bit	0	x	1	0	0.532 (default)	12 bit	0	x	1	1	0.532	12 bit	1	0	0	0	1.06	2 samples	1	0	0	1	2.13	4 samples	1	0	1	0	4.26	8 samples	1	0	1	1	8.51	16 samples	1	1	0	0	17.02	32 samples	1	1	0	1	34.05	64 samples	1	1	1	0	68.1	128 samples	1	1	1	1
		Conversion Time (ms)	Mode/Samples	SADC 4	SADC 3	SADC 2	SADC 1																																																																									
		0.084	9 bit	0	x	0	0																																																																									
		0.148	10 bit	0	x	0	1																																																																									
		0.276	11 bit	0	x	1	0																																																																									
		0.532 (default)	12 bit	0	x	1	1																																																																									
		0.532	12 bit	1	0	0	0																																																																									
		1.06	2 samples	1	0	0	1																																																																									
		2.13	4 samples	1	0	1	0																																																																									
		4.26	8 samples	1	0	1	1																																																																									
		8.51	16 samples	1	1	0	0																																																																									
		17.02	32 samples	1	1	0	1																																																																									
		34.05	64 samples	1	1	1	0																																																																									
68.1	128 samples	1	1	1	1																																																																											

Bit	Name	Description																																				
2:0	Operation Mode	<p>Selects continuous, triggered, or power-down mode of operation. These bits default to continuous shunt and bus measurement mode.</p> <p>Table 9. Mode Settings [2:0] Combinations</p> <table border="1"> <thead> <tr> <th>Mode Setting</th> <th>MODE 3</th> <th>MODE 2</th> <th>MODE 1</th> </tr> </thead> <tbody> <tr> <td>Shutdown Mode</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>Sense Voltage, Triggered</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>Bus Voltage, Triggered</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>Sense and Bus Voltage, Triggered</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>ADC Shutdown Mode</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>Sense Voltage, Continuous</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>Bus Voltage, Continuous</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>Sense and Bus Voltage, Continuous (default)</td> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	Mode Setting	MODE 3	MODE 2	MODE 1	Shutdown Mode	0	0	0	Sense Voltage, Triggered	0	0	1	Bus Voltage, Triggered	0	1	0	Sense and Bus Voltage, Triggered	0	1	1	ADC Shutdown Mode	1	0	0	Sense Voltage, Continuous	1	0	1	Bus Voltage, Continuous	1	1	0	Sense and Bus Voltage, Continuous (default)	1	1	1
Mode Setting	MODE 3	MODE 2	MODE 1																																			
Shutdown Mode	0	0	0																																			
Sense Voltage, Triggered	0	0	1																																			
Bus Voltage, Triggered	0	1	0																																			
Sense and Bus Voltage, Triggered	0	1	1																																			
ADC Shutdown Mode	1	0	0																																			
Sense Voltage, Continuous	1	0	1																																			
Bus Voltage, Continuous	1	1	0																																			
Sense and Bus Voltage, Continuous (default)	1	1	1																																			

Table 10. Sense Voltage Register

Address: Sense Voltage Register (0x01h)
Description: The Sense Voltage Register stores the current sense voltage reading, V_{SENSE} . Negative numbers are represented in two's complement format. Generate the two's complement of a negative number by complementing the absolute value binary number and adding 1. An MSB = '1' denotes a negative number.
Sense Voltage Register at PGA = /8

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	SIGN	SD14_8	SD13_8	SD12_8	SD11_8	SD10_8	SD9_8	SD8_8	SD7_8	SD6_8	SD5_8	SD4_8	SD3_8	SD2_8	SD1_8	SD0_8
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Type	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Sense Voltage Register at PGA = /4

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	SIGN	SIGN	SD13_4	SD12_4	SD11_4	SD10_4	SD9_4	SD8_4	SD7_4	SD6_4	SD5_4	SD4_4	SD3_4	SD2_4	SD1_4	SD0_4
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Type	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Sense Voltage Register at PGA = /2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	SIGN	SIGN	SIGN	SD12_2	SD11_2	SD10_2	SD9_2	SD8_2	SD7_2	SD6_2	SD5_2	SD4_2	SD3_2	SD2_2	SD1_2	SD0_2
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Type	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Sense Voltage Register at PGA = /1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	SIGN	SIGN	SIGN	SIGN	SD11_1	SD10_1	SD9_1	SD8_1	SD7_1	SD6_1	SD5_1	SD4_1	SD3_1	SD2_1	SD1_1	SD0_1
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Type	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 11. Sense Voltage Register at PGA = /8

Bit	Name	Description
15	Sign Bit (SIGN)	SIGN Bit 0: Positive value 1: Negative value
14:0	Sense Voltage	Example: For a value of $V_{SENSE} = -320\text{mV}$: 1. Take the absolute value: -320mV 2. Translate this number to a whole decimal number ($320\text{mV} \div 0.01\text{mV}$) = 32000 3. Convert this number to binary = 0111 1101 0000 0000 4. Complement the binary result = 1000 0010 1111 1111 5. Add '1' to the complement to create the two's complement result = 1000 0011 0000 0000 = 8300h If averaging is enabled, this register displays the averaged value. At PGA = /8, full-scale range = $\pm 320\text{ mV}$ (decimal = 32000). For $V_{SENSE} = +320\text{mV}$, Value = 7D00h; For $V_{SENSE} = -320\text{mV}$, Value = 8300h. LSB: $10\mu\text{V}$.

Table 12. Sense Voltage Register at PGA = /4

Bits	Name	Description
15:14	Sign Bit (SIGN)	SIGN Bit 0: Positive value 1: Negative value
13:0	Sense Voltage	If averaging is enabled, this register displays the averaged value. At PGA = /4, full-scale range = $\pm 160\text{ mV}$ (decimal = 16000). For $V_{SENSE} = +160\text{mV}$, Value = 3E80h; For $V_{SENSE} = -160\text{mV}$, Value = C180h. LSB: $10\mu\text{V}$.

Table 13. Sense Voltage Register at PGA = /2

Bits	Name	Description
15:13	Sign Bit (SIGN)	SIGN Bit 0: Positive value 1: Negative value
12:0	Sense Voltage	If averaging is enabled, this register displays the averaged value. At PGA = /2, full-scale range = $\pm 80\text{ mV}$ (decimal = 8000). For $V_{SENSE} = +80\text{mV}$, Value = 1F40h; For $V_{SENSE} = -80\text{mV}$, Value = E0C0h. LSB: $10\mu\text{V}$.

Bits	Name	Description
15:12	Sign Bit (SIGN)	SIGN Bit 0: Positive value 1: Negative value
11:0	Sense Voltage	Sense Voltage Register at PGA = /1 If averaging is enabled, this register displays the averaged value. At PGA = /1, full-scale range = $\pm 40\text{ mV}$ (decimal = 4000). For $V_{SENSE} = +40\text{mV}$, Value = 0FA0h; For $V_{SENSE} = -40\text{mV}$, Value = F060h. LSB: $10\mu\text{V}$.

Table 14. Bus Voltage Register

Address: Bus Voltage Register (02h)
Description: The Bus Voltage Register stores the most recent bus voltage reading, VBUS. If averaging is enabled, this register displays the averaged value.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	BD12	BD11	BD10	BD9	BD8	BD7	BD6	BD5	BD4	BD3	BD2	BD1	BD0	x	CVRF	OVF
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Type	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Name	Description
15: 3	Bus Voltage	At full-scale range = 32V (decimal = 8000, hex = FA00), and LSB: 4 mV. At full-scale range = 16V (decimal = 4000, hex = 7D00), and LSB: 4 mV.
1	CVRF	Conversion Ready Flag The Conversion Ready Flag bit (CVRF) can be read at any time from the last conversion time. When the data from a conversion is available in the data output registers. The CVRF bit is set after all conversions, averaging, and multiplication is complete. CVRF will clear when writing a new mode into the Operating Mode bits in the Configuration Register (except for Power-Down or Disable).
0	OVF	Math Overflow Flag This bit is set to '1' if an arithmetic operation resulted in an overflow error. It indicates that current and power data may be invalid.

Table 15. Power Register

Address: Power Register (03h)																
Description: If averaging is enabled, this register displays the averaged value. The Power Register LSB is internally programmed to equal 20 times the programmed value of the Current_LSB. The Power Register records power in watts by multiplying the decimal values of the Current Register with the decimal value of the Bus Voltage Register.																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	PD15	PD14	PD13	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Type	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Name	Description
15:0	Power	The power is always positive value. (Read Only)

Address: Current Register (04h)																
Description: If averaging is enabled, this register displays the averaged value. The value of the Current Register is calculated by multiplying the decimal value in the Sense Voltage Register with the decimal value of the Calibration Register.																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	SIGN	CD14	CD13	CD12	CD11	CD10	CD9	CD8	CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Type	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bits	Name	Description
15	Sign Bit (SIGN)	SIGN Bit. (Read Only) 0: Positive value 1: Negative value
14:0	Current	The current value. (Read Only)


Table 16. Calibration Register

Address: Calibration Register (05h)
Description: This register provides the device with the value of the sense resistor that was present to create the measured differential voltage. It also sets the resolution of the Current Register. Programming this register sets the values for Current_LSB and Power_LSB. This register is also suitable for use in overall system calibration. See the Programming the Calibration Register for additional information on programming the Calibration Register.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	FS15	FS14	FS13	FS12	FS11	FS10	FS9	FS8	FS7	FS6	FS5	FS4	FS3	FS2	FS1	FS0
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	R

Bits	Name	Description
15:0	Calibration	Calibration data can be stored in FS15:FS1. The bit 15:bit 1 can be Read/Write. The bit 0 is always zero. (Read Only)


19 Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.700	1.000	0.028	0.039
A1	0.000	0.100	0.000	0.004
B	1.397	1.803	0.055	0.071
b	0.220	0.380	0.009	0.015
C	2.591	3.000	0.102	0.118
D	2.692	3.099	0.106	0.122
e	0.585	0.715	0.023	0.028
H	0.080	0.254	0.003	0.010
L	0.300	0.610	0.012	0.024

TSOT-23-8 Package (COL)

20 Footprint Information





Package	Number of Pins	Footprint Dimension (mm)						Tolerance
		P1	A	B	C	D	M	
TSOT-28(COL)	8	0.65	3.60	1.60	1.00	0.45	2.40	±0.10


21 Packing Information

21.1 Tape and Reel Data

SOT/TSOT-23-6/8:









Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Size (A)		Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
			(mm)	(in)				
SOT/TSOT-23-8	8	4	180	7	3,000	160	600	8.4/9.9



C, D, and K are determined by component size.
The clearance between the components and the cavity is as follows:
- For 8mm carrier tape: 0.5mm max.

Tape Size	W1		P		B		F		ØJ		H
	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.	
8mm	8.3mm	3.9mm	4.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm	

21.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	 <p>Reel 7"</p>	4	 <p>3 reels per inner box Box A</p>
2	 <p>HIC & Desiccant (1 Unit) inside</p>	5	 <p>12 inner boxes per outer box</p>
3	 <p>Caution label is on backside of Al bag</p>	6	 <p>Outer box Carton A</p>

Container Package	Reel		Box			Carton		
	Size	Units	Item	Reels	Units	Item	Boxes	Unit
SOT/TSOT-23-8	7"	3,000	Box A	3	9,000	Carton A	12	108,000
			Box E	1	3,000	For Combined or Partial Reel.		

21.3 Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω/cm^2	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}	10^4 to 10^{11}

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation

22 Datasheet Revision History

Version	Date	Description	Item
00	2024/8/20	Final	