

# Smart Power Stage (SPS) Module with Integrated Current and Temperature Monitors

## 1 General Description


The RTQ9683 is a monolithic half-bridge that integrates synchronous MOSFETs and gate drivers. It can deliver up to 30A of output current across a wide input voltage range of 4.5V to 22V.

With the integration of gate drivers and MOSFETs in a monolithic structure, the RTQ9683 achieves high-efficiency performance by optimizing driver control delay timings, along with minimizing parasitic inductance and dead time.

The RTQ9683 provides real-time current reporting function with an IMON gain  $5\mu\text{A}/\text{A}$ . The RTQ9683 also has the ability to monitor junction temperature through the TMON circuit.

The RTQ9683 is available in a WQFN-21L 3x5 (FC) package. The recommended junction temperature is range  $-40^\circ\text{C}$  to  $125^\circ\text{C}$ .


## 2 Ordering Information



### Note 1.

Marked with <sup>(1)</sup> indicated: Richtek products are Richtek Green Policy compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

## 6 Simplified Application Circuit




## Table of Contents

1	<b>General Description</b> .....	1
2	<b>Ordering Information</b> .....	1
3	<b>Features</b> .....	1
4	<b>Applications</b> .....	1
5	<b>Marking Information</b> .....	1
6	<b>Simplified Application Circuit</b> .....	1
7	<b>Pin Configuration</b> .....	3
8	<b>Functional Pin Description</b> .....	3
9	<b>Functional Block Diagram</b> .....	4
10	<b>Absolute Maximum Ratings</b> .....	5
11	<b>ESD Ratings</b> .....	5
12	<b>Recommended Operating Conditions</b> .....	5
13	<b>Thermal Information</b> .....	6
14	<b>Electrical Characteristics</b> .....	6
15	<b>Typical Application Circuit</b> .....	9
16	<b>Timing Diagram</b> .....	9
17	<b>Operation</b> .....	11
17.1	Pulse-Width Modulation (PWM)-----	11
17.2	Enable input (EN) -----	11
17.3	Standby Mode -----	11
17.4	Positive and Negative Inductor Current Limit-----	11
17.5	BST-SW Undervoltage Protection -----	11
17.6	Over-Temperature Protection (OTP) -----	12
17.7	Junction Temperature Sense and Fault Detection -----	12
17.8	Current-Sense (IMON) Output-----	12
18	<b>Application Information</b> .....	13
18.1	Bootstrap Circuit Component Selection ----	13
18.2	Layout Considerations -----	13
19	<b>Outline Dimension</b> .....	15
20	<b>Footprint Information</b> .....	16
21	<b>Packing Information</b> .....	17
21.1	Tape and Reel Data -----	17
21.2	Tape and Reel Packing -----	18
21.3	Packing Material Anti-ESD Property -----	19
22	<b>Datasheet Revision History</b> .....	20

## 7 Pin Configuration

(TOP VIEW)




WQFN-21L 3x5 (FC)

## 8 Functional Pin Description

Pin No.	Pin Name	Pin Function
1, 14	VIN	Main input power supply.
2, 3, 4	SW	Switching node between high-side and low-side MOSFETs. Connect an external power inductor to SW terminals.
5 to 13	PGND	Power ground. It is also the power ground of the synchronous MOSFET.
15	PWM	PWM signal input. Compatible with 3.3V and 5V PWM middle-state level. PWM input: "High Level" turns the control MOSFET on; "Middle-state" turns both MOSFETs off; "Low Level" turns the synchronous MOSFET on.
16	EN	Enable signal. Pulling EN high enables the driver and enters normal operation. When the EN pin and PWM are in the middle-state, the SPS enters standby mode.
17	TMON/FLT	Output thermal monitor. The voltage at this pin is defined by the equation $8mV \times T_J$ (Celsius Temperature) + 0.6V. It is recommended to place a 100nF ceramic capacitor from TMON to PGND. Pulled high to 3.3V when OTP.
18	IMON	Output current monitor – 5µA/A.
19	AGND	Analog ground. All signals are referenced to this pin.
20	VDD	3.3V supply for control logic and gate driver. Connect this pin to 3.3V with an external RC filter ( $R = 2.2\Omega$ , $C = 1\mu F$ ).
21	BST	Bootstrap supply for the upper gate driver. Connect a ceramic capacitor with value between 0.1µF to 1µF from BST to SW pins.

## 9 Functional Block Diagram



## 10 Absolute Maximum Ratings

(Note 2)

• Supply Input Voltage, VIN	–0.3V to 28V
• Supply Driver Voltage, VDD	–0.3V to 4V
• Enable, VEN	–0.3V to 6.8V
• Current Monitor, VIMON	–0.3V to 4V
• Temperature Monitor, VTMON_FLT	–0.3V to 4V
• PWM Input, VPWM	–0.3V to 6.8V
• Phase, SW to PGND, Vsw	
DC	–0.3V to 26V
<25ns	–5V to 32V
• Bootstrap, BST to PGND, VBST	–0.3V to Vsw + 4V
• Instantaneous Peak Current (20ms)	50A
• Instantaneous Peak Current (10ms)	65A
• Instantaneous Peak Current (10µs)	70A
• Lead Temperature (Soldering, 10 sec.)	260°C
• Junction Temperature	150°C
• Storage Temperature Range	–65°C to 150°C

**Note 2.** Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

## 11 ESD Ratings

(Note 3)

• ESD Susceptibility	
HBM (Human Body Model)	2kV
CDM (Charged Device Model)	500V

**Note 3.** Devices are ESD sensitive. Handling precautions are recommended.

## 12 Recommended Operating Conditions

(Note 4)

• Supply Input Voltage, VIN	4.5V to 22V
• Supply Control Input, VDD	3V to 3.6V
• Junction Temperature Range	–40°C to 125°C

**Note 4.** The device is not guaranteed to function outside its operating conditions.

## 13 Thermal Information

([Note 5](#) and [Note 6](#))

Thermal Parameter		WQFN-21L 3x5 (FC)	Unit
θ <sub>JA</sub>	Junction-to-ambient thermal resistance (JEDEC standard)	50.1	°C/W
θ <sub>JC(Top)</sub>	Junction-to-case (top) thermal resistance	15.27	°C/W
θ <sub>JC(Bottom)</sub>	Junction-to-case (bottom) thermal resistance	0.72	°C/W
θ <sub>JA(EVB)</sub>	Junction-to-ambient thermal resistance (specific EVB)	18.4	°C/W
Ψ <sub>JC(Top)</sub>	Junction-to-top characterization parameter	2.4	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	10	°C/W

**Note 5.** For more information about thermal parameters, see the Application and Definition of Thermal Resistances report, [AN061](#).

**Note 6.** θ<sub>JA(EVB)</sub>, Ψ<sub>JC(TOP)</sub>, and Ψ<sub>JB</sub> are measured on a high effective-thermal-conductivity four-layer test board (Richtek EVB) which is in size of 123mm x 68mm; furthermore, all layers with 1 oz. Cu. Thermal resistance/parameter values may vary depending on the PCB material, layout, and test environmental conditions

## 14 Electrical Characteristics

(V<sub>DD</sub> = 3.3V, T<sub>J</sub> = -40°C to 125°C, unless otherwise specified.)


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Input Supply Characteristics</b>						
VIN Quiescent Current	I <sub>IN STBY</sub>	PWM = Middle State, EN = Middle State, VIN = 4.5V to 22V, TA = 25°C	--	--	1	µA
VDD Quiescent Current in Standby Operation	I <sub>DD STBY</sub>	PWM = Middle State, EN = Middle State, VIN = 4.5V to 22V, TA = 25°C	--	--	10	µA
VDD Quiescent Current in Normal Operation	I <sub>DD</sub>	PWM = Middle State, EN = H/L	--	--	1.6	mA
Undervoltage-Lockout Rising Threshold	V <sub>UVLO_R</sub>		--	2.74	2.95	V
Undervoltage-Lockout Hysteresis	V <sub>UVLO_HYS</sub>		--	0.23	--	V
POR Delay Time	T <sub>D POR</sub>		--	--	250	µs
<b>Enable Characteristics</b>						
EN Input Logic-High	V <sub>EN_H</sub>		2.75	--	--	V
EN Input Middle Threshold	V <sub>EN_M</sub>		1.1	--	2	V
EN Input Logic-Low	V <sub>EN_L</sub>		--	--	0.47	V
EN Input Middle State Voltage	V <sub>EN_FLOAT</sub>	EN= Floating	1.48	1.65	1.82	V
EN Input Pull-Up Resistor ( <a href="#">Note 7</a> )	R <sub>EN PU</sub>		--	100	--	kΩ
EN Input Pull-Down Resistor ( <a href="#">Note 7</a> )	R <sub>EN PD</sub>		--	100	--	kΩ
Standby Mode Entry Delay Time	T <sub>STBY_ENTRY</sub>	EN = H to Middle-state, PWM = Middle-state	--	4	--	µs
Standby Mode Exit Delay Time	T <sub>STBY_EXIT</sub>	EN = Middle-state to H	--	--	44	µs

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>PWM Signal Characteristics</b>						
PWM High to SW Rising Delay <a href="#">(Note 7)</a>	tR	PWM = H, SW rising to 1V	--	40	--	ns
PWM Low to SW Falling Delay <a href="#">(Note 7)</a>	tF	PWM = L, SW falling to (VIN-1V)	--	40	--	ns
PWM Middle State to HS Off Delay <a href="#">(Note 7)</a>	tH-M	PWM High to Middle state	--	70	--	ns
PWM Middle State to LS Off Delay <a href="#">(Note 7)</a>	tL-M	PWM Low to Middle state	--	70	--	ns
PWM Middle State to HS On Delay <a href="#">(Note 7)</a>	TM-H	PWM Middle state to High	--	40	--	ns
PWM Middle State to LS On Delay	TM-L	PWM Middle state to Low	--	40	--	ns
PWM Input Pull-Up Resistor <a href="#">(Note 7)</a>	R <sub>PWM_PU</sub>		--	14	--	kΩ
PWM Input Pull-Down Resistor <a href="#">(Note 7)</a>	R <sub>PWM_PD</sub>		--	14	--	kΩ
PWM Input Logic-High	V <sub>PWM_H</sub>		2.65	--	--	V
PWM Input Logic-Low	V <sub>PWM_L</sub>		--	--	0.48	V
PWM Input Middle State Threshold	V <sub>PWM_M</sub>		1.1	--	2	V
Minimum HS On-Time <a href="#">(Note 7)</a>	t <sub>ON_MIN</sub>		--	47	--	ns
Dead-Time Rising <a href="#">(Note 7)</a>	t <sub>DT_R</sub>		--	4	--	ns
Dead-Time Falling <a href="#">(Note 7)</a>	t <sub>DT_F</sub>		--	12	--	ns
<b>IMON Characteristics</b>						
IMON Gain <a href="#">(Note 7)</a>	IMON_GAIN		--	5	--	μA/A
IMON Gain Accuracy	IMON_ACC	5A ≤ I <sub>SW</sub> ≤ 40A	-3	--	3	%
		1A ≤ I <sub>SW</sub> < 5A	-10	--	10	
IMON Offset	IMON_OFFSET	I <sub>OUT</sub> = 0A, T <sub>A</sub> = 25°C	-2.5	--	2.5	μA
IMON Reference Voltage Range	V <sub>REF</sub>		0.8	--	2	V
<b>TMON Characteristics</b>						
TMON Gain <a href="#">(Note 7)</a>	TMON_GAIN		--	8	--	mV/°C
TMON Voltage Range <a href="#">(Note 7)</a>	V <sub>TMON</sub>	T <sub>J</sub> = 25°C	--	0.8	--	V
		T <sub>J</sub> = 100°C	--	1.4	--	
		T <sub>J</sub> = 150°C	--	1.8	--	
Over-Temperature Protection Threshold <a href="#">(Note 7)</a>	T <sub>OTP</sub>		--	150	--	°C
Over-Temperature Protection Hysteresis <a href="#">(Note 7)</a>	T <sub>OTP_HYS</sub>		--	20	--	°C
TMON Voltage when Fault	V <sub>TMON_FLT</sub>		--	3.3	--	V
<b>Protections</b>						
Positive Inductor Peak Current Limit <a href="#">(Note 7)</a>	I <sub>LIM_PEAK</sub>		--	70	--	A


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Positive Inductor Peak Current Limit Hysteresis <a href="#">(Note 7)</a>	I_LIM_PEAK_HYS		--	20	--	A
Negative Inductor Peak Current Limit <a href="#">(Note 7)</a>	I_LIM_PEAK_NEG		--	-20	--	A
Negative Inductor Peak Current Limit Hysteresis <a href="#">(Note 7)</a>	I_LIM_PEAK_NEG_HYS		--	10	--	A
Boot Low Rising Threshold <a href="#">(Note 7)</a>	V_BTLOW_R		--	2.6	--	V
Boot Low Falling Threshold <a href="#">(Note 7)</a>	V_BTLOW_F		--	2.4	--	V

**Note 7.** Guaranteed by design.

## 15 Typical Application Circuit





## 16 Timing Diagram



**Note 8.** SW is drawn at positive inductor current.

## 17 Typical Operating Characteristics



## 18 Operation

The RTQ9683 is a 30A monolithic half-bridge driver with integrated MOSFETs. It is suited for multi-phase buck regulators. When the VDD exceeds the VUVLO rising threshold and VBST is sufficiently high, the device begins operating.

### 18.1 Pulse-Width Modulation (PWM)

The PWM pin of the RTQ9683 supports a three-level (H, L, and Middle state) PWM signal and is compatible with 3.3V and 5V PWM logic. When the PWM input signal is within the middle state logic level for 70ns ( $t_{H-M}$  or  $t_{L-M}$ ), the high-side MOSFET (HS-FET) turns off instantaneously, and diode emulation is active. The LS-FET remains on until the inductor current is nearly zero, which is detected by the zero-current detection (ZCD) circuit. The PWM signal keeps in the middle state by floating the PWM input. The internal voltage divider will pull the signal to the middle state.

### 18.2 Enable input (EN)

Enable signal. Pulling EN high enables the driver and enters normal operation. When the EN pin and PWM are in the middle state, the SPS enters standby mode with quiescent current. [Table 1](#) shows the operation mode truth table for EN and PWM inputs.

**Table 1**

Mode	EN	PWM	HS	LS	TMON/FLT	IMON	NOTE
<b>Standby</b>	MID	MID	OFF	OFF	OFF	OFF	
<b>Normal</b>	H/L	H	ON	OFF	Measured	Measured	
<b>Normal</b>	H/L	L	OFF	ON	Measured	Measured	
<b>Normal</b>	H/L	MID	OFF	Diode Emulation	Measured	Measured	

### 18.3 Standby Mode

When the EN pin is in a middle state and the PWM signal is forced to a middle state voltage for  $4\mu s$ , the RTQ9683 enters standby mode. In standby mode, the device shuts down, and the IMON, OTP, and TMON/FLT outputs are disabled.

### 18.4 Positive and Negative Inductor Current Limit

While the output current exceeds the  $I_{LIM\_PEAK}$  threshold by detecting on the HS-FET, the HS-FET turns off and the LS-FET remains on. The positive inductor peak current limit (POCP) is automatically disabled until the inductor current is lower than the releasing threshold ( $I_{LIM\_PEAK} - I_{LIM\_PEAK\_HYS}$ ).

When the LS-FET detects a current lower than the  $I_{LIM\_PEAK\_NEG}$  threshold, the RTQ9683 turns off the LS-FET and immediately turn off LS to limit the negative current. The negative inductor peak current limit (NOCP) is automatically disabled once the current is above the releasing threshold ( $I_{LIM\_PEAK\_NEG} + I_{LIM\_PEAK\_NEG\_HYS}$ ).

### 18.5 BST-SW Undervoltage Protection

The BST-SW voltage is applied to the HS-FET gate while PWM is high. A low BST-SW voltage weakens the gate drive of the HS-FET, leading to a higher HS RDS (ON) and an increased risk of unreliable operation. To prevent this, the RTQ9683 incorporates undervoltage circuitry for the bootstrap capacitor. When the BST-SW voltage is below the  $V_{BTLOW\_F}$  voltage, the HS-MOSFET will turn off in the next PWM cycle until the BST-SW voltage recovers to the  $V_{BTLOW\_R}$  voltage. During BST-SW undervoltage protection, the operation of the low-side MOSFET will continue to follow the PWM pattern.


## 18.6 Over-Temperature Protection (OTP)

Once the junction temperature rises above the over-temperature rising threshold ( $150^{\circ}\text{C}$ ), the LS-FET turns on and stays on until ZCD. The RTQ9683 will automatically recover when the temperature falls below the falling threshold of  $130^{\circ}\text{C}$ .

## 18.7 Junction Temperature Sense and Fault Detection

The RTQ9683 features an internal temperature sensing circuit that is proportional to  $T_J$  when the RTQ9683 is in normal operation. The sensed temperature is reported at the TMON/FLT pin with a linear voltage slope of  $8\text{mV}/^{\circ}\text{C}$  and a  $600\text{mV}$  offset at  $0^{\circ}\text{C}$ , as shown in the following equation:

$$V_{\text{TMON\_FLT}} (\text{V}) = 0.6\text{V} + 0.008\text{V}/^{\circ}\text{C} \times T_J (^{\circ}\text{C})$$




The TMON/FLT pin also provides the OTP fault flag. The TMON/FLT pin will go high to  $3.3\text{V}$  when a fault occurs.

## 18.8 Current-Sense (IMON) Output

The IMON output is a current source that is proportional to the inductor current, with a gain of  $5\mu\text{A}/\text{A}$ . The IMON current creates a proportional voltage drop across the RISEN resistor, terminated to an external voltage reference and differentially sensed by an external controller. The purpose of the IMON feature is to replace DCR current sensing or output current sensing using an external precision resistor. Both techniques are lossy and lead to reduced system efficiency. Inductor DCR sensing is also inaccurate for low-value DCR inductors. The accuracy of the IMON signal is  $\pm 3\%$  from  $5\text{A}$  to  $40\text{A}$  output current.

To display the bidirectional current value on the IMON pin, it is necessary to provide a reference voltage ( $V_{\text{REF}}$ ). The  $V_{\text{IMON}}$  voltage on the IMON pin must be maintained within the range of  $0.8\text{V}$  to  $2\text{V}$ . The required  $V_{\text{REF}}$  is shown in the following equation:

$$V_{\text{IMON}} (\text{V}) = V_{\text{REF}} + \text{RISEN} \times \text{IMON}$$



## 19 Application Information

([Note 9](#))

### 19.1 Bootstrap Circuit Component Selection

Connect an external capacitor (CBOOT) between BST and SW. For effectively turning the high-side MOSFET on, the stored energy in CBOOT needs to be greater than the total gate charge of the high-side MOSFET. Calculating Vcboot is essential to ensure MOSFET safe operation in the ohmic region. As a result, Vcboot must be large enough to avoid the high-side MOSFET from being incompletely turned on. The value of the bootstrap capacitor is defined using the following equation:

$$C_{\text{BOOT}} \geq \frac{Q_{gH}}{\Delta V_{\text{CBOOT}}}$$

where  $\Delta V_{\text{CBOOT}}$ : Maximum allowable voltage drop on bootstrap capacitor.

$Q_{gH}$ : The gate charge of the HS-FET.

In practice, a low-value capacitor CBOOT will lead to overcharging that can damage the IC. Therefore, to minimize the risk of overcharging and to reduce the ripple on CBOOT, it is recommended to connect a ceramic capacitor with a value of  $0.1\mu\text{F}$  between the BST and SW pins for proper operation.

### 19.2 Layout Considerations

See [Figure 1](#) for placement recommendations.

- All high-current paths, such as VIN, SW, VO, and PGND coppers traces, should be short and wide for low parasitic inductance and resistance.
- As a primary consideration, the decoupling capacitors for VDD, VBST, and VIN should be placed on the same layer as the SPS.
- It is recommended to route the signal traces (Pin 15 to Pin 21) with a 10mil trace width or greater.
- Minimize the SW copper area and route sensitive traces away from the SW and BST pins, as these high dv/dt nets are prone to capacitive coupling.
- AGND and PGND should only be connected at a single pad.
- Adding a high-frequency bypass capacitor CVIN2 ( $0.1\mu\text{F}/25\text{V}/0402$ ) close to pin1 can help reduce switching spikes.
- To achieve better thermal performance and minimize parasitic impedance, additional VIAs can be placed under the VIN and PGND copper planes.
- Keep the IMON signal away from high dv/dt paths and use a ground plane to isolate it from noise signals.
- Implement a low-pass RC filter between the VDD and AGND pins, consisting of the CVDD bypass capacitor and a 0 to  $2.2\Omega$  resistor.
- Increase the copper plane size to minimize parasitic impedance on the bootstrap capacitor charging path.
- Ensure to place the CBOOT as close to the BST and SW pins as feasible.
- The CBOOT can be any size. However, keep the effective capacitance larger than  $0.1\mu\text{F}$  under all conditions.
- Place RC snubbers between SW and ground to absorb SW ringing if required.





Figure 1. PCB Layout Guide

**Note 9.** The information provided in this section is for reference only. The customer is solely responsible for the designing, validating, and testing your product incorporating Richtek's product and ensure such product meets applicable standards and any safety, security, or other requirements.

## 20 Outline Dimension




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010

Tolerance
±0.050

W-Type 21L QFN 3x5 Package (FC)


## 21 Footprint Information




Package	Number of Pin	Tolerance
V/W/U/XQFN3x5-21(FC)	21	$\pm 0.05$ mm

## 22 Packing Information

### 22.1 Tape and Reel Data



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Size (A)		Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
			(mm)	(in)				
QFN/DFN 3x5	12	8	180	7	1,500	160	600	12.4/14.4



C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:  
- For 12mm carrier tape: 0.5mm max.

Tape Size	W1		P		B		F		ØJ		H
	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.	
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm	

## 22.2 Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	 Reel 7"	4	 3 reels per inner box <b>Box A</b>
2	 HIC & Desiccant (1 Unit) inside	5	 12 inner boxes per outer box
3	 Caution label is on backside of Al bag	6	 Outer box <b>Carton A</b>

Container Package	Reel		Box			Carton		
	Size	Units	Item	Reels	Units	Item	Boxes	Unit
QFN & DFN 3x5	7"	1,500	Box A	3	4,500	Carton A	12	54,000
			Box E	1	1,500	For Combined or Partial Reel.		

### 22.3 Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
$\Omega/cm^2$	$10^4$ to $10^{11}$					

### Richtek Technology Corporation

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2024 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

DSQ9683-00 July 2024

[www.richtek.com](http://www.richtek.com)

**23 Datasheet Revision History**

Version	Date	Description	Item
00	2024/7/8	Final	Functional Pin Description on P3 Absolute Maximum Ratings on P5 Electrical Characteristics on P6 Timing Diagram on P9 Operation on P11, P12