

■ INTRODUCTION

RW1067 is a dot matrix LCD driver & controller LSI which is fabricated by low power CMOS technology.

It can display 4 lines x 16 (5 x 8 dot format) or 2 lines x 16 (5 x 8 dot format). With the extended CGROM, maximum 1008 fonts can be included. Customized codes are available.

■ FUNCTIONS

- Character type dot matrix LCD driver & controller
- Internal drivers: 34 common and 80 segment or 18 common and 80 segment output
- Easy interface with 4-bit or 8-bit MPU or standard 4 lines / 3 lines serial peripheral interface (SPI)
- 5 x 8 dot matrix possible
- Bi-directional shift function
- All character reverse display
- Display shift per line
- Voltage converter for LCD drive voltage: 8 V max (2 times / 3 times)
- Various instruction functions
- Automatic power on reset

■ FEATURES

- Internal Memory
- Character Generator ROM (CGROM): 9,600 bits x 1+10,240 bits x 3 (240+256 x 3 characters x 5 x 8 dot)
- Character Generator RAM (CGRAM): 64 x 8 bits (8 characters x 5 x 8 dot)
- Icon RAM (SEGRAM): 16 x 8 bits (80 icons max.)
- Display Data RAM (DDRAM): 80 x 10 bits (80 characters max.)
- Low power operation
- Power supply voltage range: 2.7 ~ 5.5 V (VDD)
- LCD Drive voltage range: 3.0 ~ 7.2 V (V0 – Vss)
- CMOS process
- Programmable duty cycle: 1/17, 1/33 (refer to Table 1.)
- Internal oscillator with an external resistor
- Low power consumption
- Bare chip available


RW1067 Serial Revision History		
Version	Date	Description
1.1	2006/04/11	Modify Time Characteristics 、 AC Characteristics 、 DC Characteristics
1.2	2006/07/05	Pad Configuration add Substrate connects to VSS
1.3	2006/07/14	Add CHIP LAYOUT Add 4-PIN 、 3-PIN SPI Circuit and initializing by instruction
1.4	2006/09/01	Add 4-line display mode circuit
1.5	2006/10/25	Add the Hebrew language
1.6	2007/1/22	Correct typing mistake for DDRAM. Add explanation to DDRAM section
1.7	2007/4/23	Add I/O pad configuration and modify MPU interface circuit
1.8	2007/9/10	Modify Voltage converter for LCD drive voltage and LCD Drive voltage range

■ Programmable duty cycles


(Table 1)

Display Line Numbers	Duty Ratio	Single-chip Operation	
		Displayable characters	Possible icons
2	1/17	2 lines of 16 characters (5 x 8 dots)	80
4	1/33	4 lines of 16 characters (5 x 8 dots)	80


■ BLOCK DIAGRAM



■ PAD CONFIGURATION



■ CHIP LAYOUT



■ PAD LOCATION

UNIT: (μm)

PAD NUMB ER	PAD NAME	COORDINATE		PAD NU MBE R	PAD NAME	COORDINATE		PAD NU MBE R	PAD NAME	COORDINATE	
		X	Y			X	Y			X	Y
1	SEG56	-2203	-1623	49	VSS	2323	-831	97	SEG10	-474	1623
2	SEG57	-2073	-1623	50	RS	2323	-727	98	SEG11	-580	1623
3	SEG58	-1953	-1623	51	RW	2323	-623	99	SEG12	-685	1623
4	SEG59	-1843	-1623	52	E	2323	-519	100	SEG13	-790	1623
5	SEG60	-1738	-1623	53	DB0	2323	-415	101	SEG14	-895	1623
6	SEG61	-1632	-1623	54	DB1	2323	-312	102	SEG15	-1000	1623
7	SEG62	-1527	-1623	55	DB2	2323	-208	103	SEG16	-1106	1623
8	SEG63	-1422	-1623	56	DB3	2323	-104	104	SEG17	-1211	1623
9	SEG64	-1316	-1623	57	DB4	2323	0	105	SEG18	-1316	1623
10	SEG65	-1211	-1623	58	DB5 / CSB	2323	104	106	SEG19	-1422	1623
11	SEG66	-1106	-1623	59	DB6 / SCLK	2323	208	107	SEG20	-1527	1623
12	SEG67	-1000	-1623	60	DB7 / SID	2323	312	108	SEG21	-1632	1623
13	SEG68	-895	-1623	61	C2P	2323	416	109	SEG22	-1738	1623
14	SEG69	-790	-1623	62	C2N	2323	519	110	SEG23	-1843	1623
15	SEG70	-685	-1623	63	C1P	2323	623	111	SEG24	-1953	1623
16	SEG71	-579	-1623	64	C1N	2323	727	112	SEG25	-2073	1623
17	SEG72	-474	-1623	65	VOUT	2323	831	113	SEG26	-2203	1623
18	SEG73	-369	-1623	66	V0	2323	935	114	SEG27	-2323	1503
19	SEG74	-263	-1623	67	V1	2323	1039	115	SEG28	-2323	1373
20	SEG75	-158	-1623	68	V2	2323	1143	116	SEG29	-2323	1253
21	SEG76	-53	-1623	69	V3	2323	1253	117	SEG30	-2323	1143
22	SEG77	53	-1623	70	V4	2323	1373	118	SEG31	-2323	1039
23	SEG78	158	-1623	71	ICON2	2323	1503	119	SEG32	-2323	935
24	SEG79	263	-1623	72	COM1	2203	1623	120	SEG33	-2323	831
25	SEG80	369	-1623	73	COM2	2073	1623	121	SEG34	-2323	727
26	COM32	474	-1623	74	COM3	1953	1623	122	SEG35	-2323	623
27	COM31	579	-1623	75	COM4	1843	1623	123	SEG36	-2323	519
28	COM30	684	-1623	76	COM5	1738	1623	124	SEG37	-2323	416
29	COM29	790	-1623	77	COM6	1632	1623	125	SEG38	-2323	312
30	COM28	895	-1623	78	COM7	1527	1623	126	SEG39	-2323	208
31	COM27	1000	-1623	79	COM8	1422	1623	127	SEG40	-2323	104
32	COM26	1106	-1623	80	COM17	1316	1623	128	SEG41	-2323	0
33	COM25	1211	-1623	81	COM18	1211	1623	129	SEG42	-2323	-104
34	COM16	1316	-1623	82	COM19	1106	1623	130	SEG43	-2323	-208
35	COM15	1422	-1623	83	COM20	1000	1623	131	SEG44	-2323	-312
36	COM14	1527	-1623	84	COM21	895	1623	132	SEG45	-2323	-415
37	COM13	1632	-1623	85	COM22	790	1623	133	SEG46	-2323	-519
38	COM12	1738	-1623	86	COM23	684	1623	134	SEG47	-2323	-623
39	COM11	1843	-1623	87	COM24	579	1623	135	SEG48	-2323	-727
40	COM10	1953	-1623	88	SEG1	474	1623	136	SEG49	-2323	-831
41	COM9	2073	-1623	89	SEG2	369	1623	137	SEG50	-2323	-935
42	ICON1	2203	-1623	90	SEG3	263	1623	138	SEG51	-2323	-1039
43	VDD	2323	-1503	91	SEG4	158	1623	139	SEG52	-2323	-1143
44	OSC2	2323	-1373	92	SEG5	53	1623	140	SEG53	-2323	-1253
45	OSC1	2323	-1253	93	SEG6	-53	1623	141	SEG54	-2323	-1373
46	XRESET	2323	-1143	94	SEG7	-158	1623	142	SEG55	-2323	-1503
47	PSB	2323	-1039	95	SEG8	-263	1623				
48	VR	2323	-935	96	SEG9	-369	1623				

* "RW1067" Marking: easy to find the PAD No: 1

■ PAD DESCRIPTION

PAD	INPUT/OUTPUT	DESCRIPTION		INTERFACE
VDD	-	Power supply	For logical circuit(+3V,+5V)	Power supply
VSS			0V (GND)	
V0-V4			Bias voltage level for LCD driving	
VR	Input	Reference input voltage	Reference voltage input to generate V0	-
SEG1-SEG80	Output	Segment output	Segment signal output for LCD drive	LCD
ICON1、ICON2	Output	Common output	Common signal output for LCD drive	LCD
COM1-COM32	Output	Common output	Common signal output for LCD drive	LCD
OSC1,OSC2	Input (OSC1), Output (OSC2)	Oscillator	When use internal oscillator, connect external Rf resistor. If external clock is used, connect it to OSC1、OSC2 is floating.	External resistor/oscillator (OSC1)
C1N,C1P C2N,C2P	Input	External Capacitance input	To use the voltage converter (2 times/ 3 times), these pins must be connected to the external capacitance. (Please see page 36 for more detail)	External Capacitance
XRESET	Input	Reset pin	Initialized to Low	-
VOUT	Output	Two / Three times converter output	Voltage converter output voltage	-

■ PAD DESCRIPTION (continued)

PAD	INPUT/OUTPUT	DESCRIPTION		INTERFACE
PSB	Input	Interface mode selection	Select Interface mode with the MPU. When PSB = "Low" : Serial mode, When PSB = "High": 4 -bit / 8 -bit bus mode.	MPU
RS	Input	Register select	In bus mode, used as register selection input. When RS = "High", Date register is selected. When RS = "Low", Instruction register is selected.	MPU
E	Input	Read. Write enable	In bus mode, used as read write enable signal.	MPU
RW	Input	Read. Write	In bus mode, used as read / write selection input. When RW ="High", read operation. When RW ="Low", write operation.	MPU
DB0-DB3	Input. Output	Data bus 0~3	In 8-bit bus mode, used as low order bi-directional data bus. During 4-bit bus mode or serial mode, open these pins.	MPU
DB4	Input. Output	Data bus 4	In 8-bit bus mode, used as high order bi-directional data bus. In case of 4-bit bus mode, used as both high and low order.	MPU
DB5/CSB	Input. Output	Data bus 5 / Chip select	In 8-bit bus mode, used as high order bi-directional data bus. In case of 4-bit bus mode, used as both high and low order. In serial mode, used as chip selection input. When CSB = "Low", selected When CSB = "High", not selected. (Low access enable)	MPU
DB6/SCLK	Input. Output	Data bus 6 / Serial clock	In 8-bit bus mode, used as high order bi-directional data bus. In case of 4-bit bus mode, used as both high and low order. In serial mode, used as serial clock input pin.	MPU
DB7/SID	Input. Output	Data bus 7 / Serial input data	In 8-bit bus mode, used as high order bi-directional data bus. In case of 4-bit bus mode, used as both high and low order. DB7 used for Busy Flag output. In serial mode, used for data input pin.	MPU

■ INSTRUCTION DESCRIPTION


Instruction	RE	Instruction Code										Description	Execution Time (fosc = 270 kHz)
		RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
Clear Display	x	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRAM, and set DDRAM address to "00H" from AC.	1.53ms
Return Home	0	0	0	0	0	0	0	0	0	1	X	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.53ms
Power Down Mode	1	0	0	0	0	0	0	0	0	1	PD	Set power down mode bit. PD = "1": power down mode set, PD = "0": power down mode disable.	37μs
Entry Mode Set	0	0	0	0	0	0	0	0	1	I/D	S	Assign cursor moving direction. I/D = "1": increment I/D = "0": decrement And display shift enable bit. S = "1": make display shift of the enabled lines by the DS4 - DS1 bits in the Shift Enable instruction. S = "0": display shift disable	37μs
	1	0	0	0	0	0	0	0	1	1	BID	Segment bi-direction function. BID = "1": Seg80→Seg1 BID = "0": Seg1→Seg80	
Display ON/OFF Control	0	0	0	0	0	0	0	1	D	C	B	Set display / cursor / blink on/off D = "1": display on, D = "0": display off, C = "1": cursor on, C = "0": cursor off, B = "1": blink on, B = "0": blink off.	37μs
Extended Function set	1	0	0	0	0	0	0	1	0	B/W	NW	Assign black/white inverting of cursor, and 4-line display mode control bit. B/W = "1": black/white inverting of cursor enable, B/W = "0": black/white inverting of cursor disable NW = "1": 4-line display mode, NW = "0": 2-line display mode.	37μs

34COM/80SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD


Instruction	RE	Instruction Code										Description	Execution Time (fosc = 270 kHz)
		RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
Cursor or Display shift	0	0	0	0	0	0	1	S/C	R/L	X	X	Cursor or display shift. S/C = "1" : display shift, S/C = "0" : cursor shift, R/L = "1" : shift to right, R/L = "0" : shift to left.	37μs
Shift Enable	1	0	0	0	0	0	1	DS4	DS3	DS2	DS1	(when DC = "1") Determine the line for display shift. DS1 = "1/0": 1st line display shift enable/disable DS2 = "1/0": 2nd line display shift enable/disable DS3 = "1/0": 3rd line display shift enable/disable DS4 = "1/0": 4th line display shift enable/disable.	37μs
Code Bank Selection	1	0	0	0	0	0	1	X	X	CB1	CB0	(when DC = "0") (CB1, CB0) = (0, 0) ROM code Bank 0 selected (0, 1) ROM code Bank 1 selected (1, 0) ROM code Bank 2 selected (1, 1) ROM code Bank 3 selected	37μs
Function Set	0	0	0	0	0	1	IF	X	RE(0)	DC	REV	Set interface data length (IF ="1": 8-bit, IF ="0": 4-bit), extension register, RE("0"), shift enable. DC="1": enable display shift per line. DC="0": enable the selection of code bank. Reverse bit REV ="1": reverse display, REV ="0": normal display.	37μs
	1	0	0	0	0	1	IF	X	RE(1)	BE	0	Set IF,N, RE("1") and CGRAM/SEGRAM blink enable (BE) BE = "1/0": CGRAM/SEGRAM blink enable/disable.	37μs

Instruction	RE	Instruction Code										Description	Execution Time (fosc = 270 kHz)
		RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
Set CGRAM Address	0	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter.	37μs
Set SEGRAM Address	1	0	0	0	1	X	X	AC3	AC2	AC1	AC0	Set SEGRAM address in address counter.	37μs
Set DDRAM Address	0	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter.	37μs
Set Data Length	1	0	0	1	SD6	SD5	SD4	SD3	SD2	SD1	SD0	Set data length for 3 line SPI	37μs
Read Busy flag and Address	X	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Can know internal operation is ready or not by reading BF. The contents of address counter can also be read. BF = "1" : busy state, BF = "0" : ready state.	0μs
Write Data	X	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM. (DDRAM / CGRAM / SEGRAM).	43μs
Read Data	X	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM. (DDRAM / CGRAM / SEGRAM).	43μs

- Note : 1. When an MPU program with Busy Flag(DB7) checking is made, 1/ 2 FOSC (is necessary) for executing the next instruction by the " E " signal after the Busy Flag (DB7) goes to " Low " .
2. " X " Don't care



4 lines x 16 (5 x 8 dot format)



2 lines x 16 (5 x 8 dot format)

■ FUNCTION DESCRIPTION

● SYSTEM INTERFACE

This chip has all three kinds interface type with MPU : serial, 4-bit bus and 8-bit bus. Serial and bus (4-bit/8-bit) is selected by PSB input, and 4-bit bus and 8-bit bus is selected by IF bit in the instruction register. During read or write operation, two 8-bit registers are used. One is data register (DR), the other is instruction register (IR). The data register (DR) is used as temporary data storage place for being written into or read from DDRAM/CGRAM/SEGRAM, target RAM is selected by RAM address setting instruction. Each internal operation, reading from or writing into RAM, is done automatically.

So to speak, after MPU reads DR data, the data in the next DDRAM/CGRAM/SEGRAM address is transferred into DR automatically. Also after MPU writes data to DR, the data in DR is transferred into DDRAM/CGRAM/SEGRAM automatically.

The Instruction register (IR) is used only to store instruction code transferred from MPU. MPU cannot use it to read instruction data. To select register, use RS input pin in 4-bit/8-bit bus mode (PSB = "High") or RS bit in serial mode (PSB= "Low").

RS	R/W	Operation
0	0	Instruction write operation (MPU writes Instruction code into IR)
0	1	Read busy flag (DB7) and address counter (DB0 - DB6)
1	0	Data write operation (MPU writes data into DR)
1	1	Data read operation (MPU reads data from DR)

● BUSY FLAG (BF)

When BF = "High", it indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted. BF can be read, when RS = Low and R / W = High (Read Instruction Operation), through DB7 Before executing the next instruction, be sure that BF is not High.

- **DISPLAY DATA RAM (DDRAM)**

DDRAM stores display data of maximum 80 x 10 bits (80 characters). DDRAM address is set in the address counter (AC) as a hexadecimal number. (refer to Figure 1.)




Figure 1. DDRAM Address

Since DDRAM has 10 bits data. It is possible to access 1024 CGROM/CGRAM fonts. Please first set the code bank which is described in page 27 (2bits) then use "data write"(8 bits data). Total 10 bits of data will be stored in DDRAM by this way. Code bank data doesn't need to be set repeatedly if selected characters are in the same bank. Please also be noted that CGRAM only exit in bank 0 locations.

➤ 5-dot 2-line Display

In case of 2-line display with 5-dot font, the address range of DDRAM is 00H-27H, 40H-67H (refer to Figure 2.)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	← Display Position
COM1 COM8	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	← DDRAM Address
COM9 COM16	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
COM1 COM8	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10	
COM9 COM16	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50	

(After Shift Left)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
COM1 COM8	27	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	
COM9 COM16	67	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	


(After Shift Right)

(Figure 2) 2 - line X 16ch. Display (5-dot Font Width)

➤ 5-dot 4-line Display

In case of 4-line display with 5-dot font, the address range of DDARM is 00H-13H, 20H-33H, 40H-53H, 60H-73H.

(refer to Figure 3)



(Figure 3) 4 - line X 32ch. Display (5-dot Font Width)

- **TIMING GENERATION CIRCUIT**

Timing generation circuit generates clock signals for the internal operations.

- **ADDRESS COUNTER (AC)**

Address Counter (AC) stores DDRAM/CGRAM/SEGRAM address, transferred from IR.

After writing into (reading from) DDRAM/CGRAM/SEGRAM, AC is automatically increased (decreased) by 1.

When RS = "Low" and R/W = "High", AC can be read through DB0-DB6

- **CURSOR/BLINK CONTROL CIRCUIT**

It controls cursor/blink ON/OFF and black/white inversion at cursor position.

- **LCD DRIVER CIRCUIT**

LCD Driver circuit has 34 common and 80 segment signals for LCD driving.

Data from SEGRAM/CGRAM/CGROM is transferred to 80 bit segment latch serially, and then it is stored to 80 bit shift latch. When each COM is selected by 34bit common register, segment data also output through segment driver from 80 bit segment latch. In case of 2 line (5 dots width) display mode, COM0-COM17 have 1/17 duty, In 4-line mode, COM0-COM33 have 1/33 duty ratio.

- **CGROM (CHARACTER GENERATOR ROM)**

CGROM has 9,600 bits x 1+10,240 bits x 3 (240+256 x 3 characters x 5 x 8 dot)

- **CGRAM (CHARACTER GENERATOR RAM)**

CGRAM has up to 5 x 8 dots 8 characters. By writing font data to CGRAM, user defined character can be used (refer to Table 2).

➤ **5 x 8dots Character Pattern**

Table 2. Relationship Between Character Code (DDRAM) and Character Pattern (CGRAM)

Character Code (DDRAM data)								CGRAM Address						CGRAM Data								Pattern Number
D7	D6	D5	D4	D3	D2	D1	D0	A5	A4	A3	A2	A1	A0	P7	P6	P5	P4	P3	P2	P1	P0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	B1	B0	X	0	1	1	1	0	Pattern 1
											0	0	1				1	0	0	0	1	
											0	1	0				1	0	0	0	1	
											0	1	1				1	1	1	1	1	
											1	0	0				1	0	0	0	1	
											1	0	1				1	0	0	0	1	
											1	1	0				1	0	0	0	1	
											1	1	1				0	0	0	0	0	
0	0	0	0	0	0	1	1	1	1	1	0	0	0	B1	B0	X	1	0	0	0	1	Pattern 8
											0	0	1				1	0	0	0	1	
											0	1	0				1	0	0	0	1	
											0	1	1				1	1	1	1	1	
											1	0	0				1	0	0	0	1	
											1	0	1				1	0	0	0	1	
											1	1	0				1	0	0	0	1	
											1	1	1				0	0	0	0	0	

1. When BE (Blink Enable bit) = "High", blink is controlled by B1 and B0 bit.
In case of 6-dot font width, when B1 = "1", enabled dots of P0-P5 will blink, and when B1 = "0" and B0 = "1", enabled dots of P5 will blink, when B1 = "0" and B0 = "0", blink will not happen.

2. "X": Don't care

● SEGRAM (SEGMENT ICON RAM)

SEGRAM has segment control data and segment pattern data. There are 2 ICON pins act as the COM line to display the icon SEGRAM data. The outputs of these 2 ICON pins are exactly the same. The higher 2-bits of SEGRAM data are blinking control data, and lower 6-bits are pattern data (refer to Table 3 and Figure 4).

Table 3. Relationship between SEGRAM Address and Display Pattern

SEGRAM Address				SEGRAM Data Display Pattern							
				5-dot Font Width							
A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	B1	B0	X	S1	S2	S3	S4	S5
0	0	0	1	B1	B0	X	S6	S7	S8	S9	S10
0	0	1	0	B1	B0	X	S11	S12	S13	S14	S15
0	0	1	1	B1	B0	X	S16	S17	S18	S19	S20
0	1	0	0	B1	B0	X	S21	S22	S23	S24	S25
0	1	0	1	B1	B0	X	S26	S27	S28	S29	S30
0	1	1	0	B1	B0	X	S31	S32	S33	S34	S35
0	1	1	1	B1	B0	X	S36	S37	S38	S39	S40
1	0	0	0	B1	B0	X	S41	S42	S43	S44	S45
1	0	0	1	B1	B0	X	S46	S47	S48	S49	S50
1	0	1	0	B1	B0	X	S51	S52	S53	S54	S55
1	0	1	1	B1	B0	X	S56	S57	S58	S59	S60
1	1	0	0	B1	B0	X	S61	S62	S63	S64	S65
1	1	0	1	B1	B0	X	S66	S67	S68	S69	S70
1	1	1	0	B1	B0	X	S71	S72	S73	S74	S75
1	1	1	1	B1	B0	X	S76	S77	S78	S79	S80

1. B1, B0: Blinking control bit

Control Bit			Blinking Port
BE	B1	B0	5- dot font width
0	X	X	No blink
1	0	0	No blink
1	0	1	D4
1	1	X	D4 - D0

2. S1 - S80: Icon pattern ON/OFF in 5- dot font width

3. " X " : Don't care

➤ 5 Dot Font Width

5-Dot Font Width (FW = 0)




Figure 4. Relationship between SEGRAM and Segment Display

■ INSTRUCTION DESCRIPTION**● OUTLINE**

To overcome the speed difference between internal clock of RW1067 and MPU clock, RW1067 performs internal operation by storing control information to IR or DR. The internal operation is determined according to the signal from MPU, composed of read/write and data bus.

Instruction can be divided largely four kinds;

- RW1067 function set instructions (set display methods, set data length, etc.)
- Address set instructions to internal RAM
- Data transfer instructions with internal RAM
- Others

The address of internal RAM is automatically increased or decreased by 1.

NOTE: During internal operation, Busy Flag (DB7) is read high. Busy Flag check must be proceeded the next instruction.

Busy flag check must be proceeded the next instruction.

When an MPU program with Busy Flag (DB7) checking is made, $1/2 F_{osc}$ (is necessary) for executing the next instruction by the falling edge of the "E" signal after the Busy Flag (DB7) goes to "Low".

● Display Clear

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter). Return cursor to the original status, namely, bring the cursor to the left edge on first line of the display. Make entry mode increment (I/D = "1").

● Return Home: (RE = 0)

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	x

Return Home is cursor return home instruction. Set DDRAM address to "00H" into the address counter. Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM do not change.

● Power Down Mode Set: (RE = 1)

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	PD

Power down mode enable bit set instruction.

PD = "High", it makes RW1067 suppress current consumption except the current needed for data storage by executing next three functions.

1. Makes the output value of all the COM / SEG ports VSS.
2. Disable voltage converter to remove the current through the divide resistor of power supply.

This instruction can be used as power sleep mode.

When PD = "Low", power down mode becomes disabled.

● Entry Mode Set: (RE = 0)

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	S

Set the moving direction of cursor and display.

I/D: Increment/decrement of DDRAM address (cursor or blink)

When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1.

When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1.

CGRAM/SEGRAM operates the same as DDRAM, when read from or write to CGRAM/SEGRAM.

When S = "High", after DDRAM write, the display of enabled line by DS1 – DS2 bits in the shift enable instruction is shifted to the right (I/D = "0") or to the left (I/D = "1"). But it will seem as if the cursor does not move. When S = "Low", or DDRAM read, or CGRAM/SEGRAM read/write operation, shift of display like this function is not performed.

● Entry Mode Set: (RE = 1)

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	1	BID

Set the data shift direction of segment in the application set.

BID: Data Shift Direction of Segment

When BID = "Low", segment data shift direction is set to normal order from SEG1 to SEG80.

When BID = "High", segment data shift direction is set to reverse from SEG80 to SEG1.

By using this instruction, the efficiency of application board area can be raised.

- The BID setting instruction is recommended to be set at the same time level of function set instruction.
- DB1 bit must be set to "1".

● Display ON/OFF Control (RE = 0)

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	C	B

Control display/cursor/blink ON/OFF 1 bit register.

D: Display ON/OFF control bit

When D = "High", entire display is turned on.

When D = "Low", display is turned off, but display data is remained in DDRAM.

C: Cursor ON/OFF control bit

When C = "High", cursor is turned on.

When C = "Low", cursor is disappeared in current display, but I/D register remains its data.

B: Cursor Blink ON/OFF control bit

When B = "High", cursor blink is on, that performs alternate between all the high data and display character at the cursor position. If fOSC has 270 kHz frequency, blinking has 370 ms interval.

When B = "Low", blink is off.

● Extended Function Set (RE = 1)

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	0	B/W	NW

B/W: Black/ white inversion enable bit

When B/W = "High", black/white inversion at the cursor position is set. In this case C/B bit of display ON/OFF control instruction becomes don't care condition. If fosc has frequency of 270 kHz, inversion has 70 ms intervals.

NW: NW = "1": 4-line display mode,

NW: NW = "0": 2-line display mode.

- **Cursor or Display Shift (RE = 0)**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	-	-

Without writing or reading of display data, shift right/left cursor position or display. This instruction is used to correct or search display data (refer to Table 4). During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1st line.

When 4-line mode, cursor moves to the next line, only after every 20th digit of the current line.

Note that display shift is performed simultaneously in all the line enabled by DS1 - DS4 in the shift enable instruction. When displayed data is shifted repeatedly, each line shifted individually. When display shift is performed, the contents of address counter are not changed.

During low power consumption mode, display shift may not be performed normally.

Table 4. Shift Patterns According to S/C and R/L Bits

S/C	R/L	Operation
0	0	Shift cursor to the left, address counter is decreased by 1
0	1	Shift cursor to the right, address counter is increased by 1
1	0	Shift all the display to the left, cursor moves according to the display
1	1	Shift all the display to the right, cursor moves according to the display

● Code Bank Selection

(DC=0)

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	x	x	CB1	CB0

There are 4 different code banks with each 256 fonts of 5 x 8 bits

CB1	CB0	
0	0	code bank 0
0	1	code bank 1
1	0	code bank 2
1	1	code bank 3

When writing to DDRAM for each displaying character the code bank must be properly set.

● Shift Enable

(DC=1)

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	DS4	DS3	DS2	DS1

DS: Display Shift per Line Enable

This instruction selects shifted to be according to each line mode in display shift right/left instruction.

DS1, DS2 indicate each line to be shifted, and each shift is performed individually in each line.

Table 5. Relationship between DS and COM Signal (4 lines)

Enable Bit	Enabled Common Signals during Shift	Operation
DS1	COM1 ~ COM8	The parts of display line the Corresponds to enabled Common signal can be shifted.
DS2	COM9 ~ COM16	
DS3	COM17 ~ COM24	
DS4	COM25 ~ COM32	

● Function Set

(RE = 0)

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	IF	X	RE(0)	DC	REV

IF: Interface data length control bit

When IF = "High", it means 8-bit bus mode with MPU.

When IF = "Low", it means 4-bit bus mode with MPU. So to speak, IF is a signal to select 8-bit or 4-bit bus mode.

When 4-bit bus mode, it needs to transfer 4-bit data by two times.

RE: Extended function registers enable bit

At this instruction, RE must be "Low".

DC: Display shift enable selection bit

When DC = "High", enable display shift per line.

When DC = "Low", enable the selection of code bank.

REV: Reverse enable bit

When REV = "High", all the display data are reversed. i.e., all the white dots become black and black dots become white.

When REV = "Low", the display mode set normal display.

(RE = 1)

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	IF	X	RE(1)	BE	0

IF: Interface data length control bit

When IF = "High", it means 8-bit bus mode with MPU.

When IF = "Low", it means 4-bit bus mode with MPU. So to speak, IF is a signal to select 8-bit or 4-bit bus mode.

When 4-bit bus mode, it needs to transfer 4-bit data by two times.

RE: Extended function registers enable bit

When RE = "High", extended function set registers, SEGRAM address set registers, BID bit, DC bits of shift enable instruction and BE bits of function set register can be accessed.

BE: CGRAM/SEGRAM data blink enable bit If BE is "High", it makes user font of CGRAM and segment of SEGRAM blink. The quantity of blink is assigned the highest 2 bit of CGRAM/SEGRAM.

- **Set CGRAM Address (RE = 0)**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

- **Set SEGRAM Address (RE = 1)**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	X	X	AC3	AC2	AC1	AC0

Set SEGRAM address to AC.

This instruction makes SEGRAM data available from MPU.

- **Set DDRAM Address (RE = 0)**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

In 2-line display mode (NW = 0), DDRAM address in the 1st line is from "00H" - "27H", and DDRAM address in the 2nd line is from "40H" - "67H". In 4-line display mode (NW = 1), DDRAM address is from "00H" - "13H" in the 1st line, from "20H" - "33H" in the 2nd line, from "40H" - "53H" in the 3rd line and from "60H" - "73H" in the 4th line.

- **Set data length for 3 line SPI (RE = 1)**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	SD6	SD5	SD4	SD3	SD2	SD1	SD0

In 3 line SPI mode, set Data length command indicates the length of data which, are going to be received by RW1067. User should set data length before display data sent. Each data length instruction maximum can set 80 bytes of data. The table below shows how SD bits set the data length.

Table 6. Set data length according to SD Bits

SD6	SD5	SD4	SD3	SD2	SD1	SD0	Function
0	0	0	0	0	0	0	Followed by 1 data write
0	0	0	0	0	0	1	Followed by 2 data write
0	0	0	0	0	1	0	Followed by 3 data write
0	0	0	0	0	1	1	Followed by 4 data write
:	:	:	:	:	:	:	:
1	0	0	1	1	1	1	Followed by 80 data write

● Read Busy Flag & Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether RW1067 is in internal operation or not. If the resultant BF is high, it means the internal operation is in progress and you have to wait until BF to be Low, and then the next instruction can be performed. In this instruction you can read also the value of address counter.

● Write Data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM/SEGRAM.

The selection of RAM from DDRAM, CGRAM, or SEGRAM, is set by the previous address set instruction:

DDRAM address set, CGRAM address set, SEGRAM address set. RAM set instruction can also determine the AC direction to RAM. After write operation, the address is automatically increased/decreased by 1, according to the entry mode.

● Read Data from RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM/SEGRAM. The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, because the direction of AC is not determined. If you read RAM data several times without RAM address set instruction before read operation, you can get correct RAM data from the second, but the first data would be incorrect, because there is no time margin to transfer RAM data. In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction: it also transfer RAM data to output data register. After read operation address counter is automatically increased/decreased by 1 according to the entry mode. After CGRAM/SEGRAM read operation, display shift may not be executed correctly.

In case of RAM write operation, after this AC is increased/decreased by 1 like read operation. In this time, AC indicates the next address position, but you can read only the previous data by read instruction.

■ INTERFACE WITH MPU

RW1067 can transfer data in bus mode (4-bit or 8-bit) or serial mode with MPU. User can use any type 4 or 8-bit MPU.

In case of 4-bit bus mode, data transfer is performed by two times to transfer 1 byte data.

- When interfacing data length is 4-bit, only 4 ports, from DB4 - DB7, are used as data bus. At first higher 4-bit (in case of 8-bit bus mode, the contents of DB4 - DB7) are transferred, and then lower 4-bit (in case of 8-bit bus mode, the contents of DB0 - DB3) are transferred. So transfer is performed by two times. Busy Flag outputs "High" after the second transfer are ended.
- When interfacing data length are 8-bit, transfer is performed at a time through 8 ports, from DB0 - DB7.
- If PSB is set to "High", Parallel bus mode is set 4-bit or 8-bit.
- If PSB is set to "Low", serial transfer mode is set.

■ INTERFACE WITH MPU IN BUS MODE

● Interface with 8-bit MPU

If 8-bits MPU is used, RW1067 can connect directly with that. In this case, port E, RS, R/W and DB0 to DB7 need to interface each other. Example of timing sequence is shown below.




Figure 5. Example of 8-bit Bus Mode Timing Sequence

● Interface with 4-bit MPU

If 4-bit MPU is used, RW1067 can connect directly with this. In this case, port E, RS, R/W and DB4 - DB7 need to interface each other. The transfer is performed by two times. Example of timing sequence is shown below.





Figure 6. Example of 4-bit Bus Mode Timing Sequence

■ For serial interface data, bus lines (DB5 to DB7) are used. 4-Pin SPI

If 4-Pin SPI mode is used, CSB (DB5), SID (DB7), SCLK (DB6), and RS are used. They are chip selection; serial input data, serial clock input, and data/instruction section, relatively. The example of timing sequence is shown below.


➤ Example of timing sequence



Note: Following is the master SPI clock mode of MPU.

Idle state for clock is a high level, data is clocked into RW1067 on the rising edge of SCLK.


➤ Intel 8051 interface (Serial)



■ For serial interface data, bus lines (DB5 to DB7) are used. 3 – Pin SPI

If 3-Pin SPI mode is used, CSB (DB5), SID (DB7), and SCLK (DB6) are used. they are chip selection, serial input data, and serial clock input, relatively. 3-Pin SPI mode does not use RS for data/instruction selection. Data length instruction should be used to realize data/instruction and data length instruction also indicates length of data. The example of timing sequence is shown below; data length instruction is followed by data set.


➤ Example of timing sequence



Note: Following is the master SPI clock mode of MPU.

Idle state for clock is a high level , data is clocked into RW1067 on the rising edge of SCLK.

➤ Intel 8051 interface (Serial)



■ INITIALIZING

● INITIALIZING BY INTERNAL RESET CIRCUIT

When the power is turned on, RW1067 is initialized automatically by power on reset circuit. During the initialization, the following instructions are executed, and BF (Busy Flag) is kept "High"(busy state) to the end of initialization.

● Display Clear Instruction

Write "20H" to all DDRAM

● Set Functions Instruction

IF = 1: 8-bit bus mode
 RE = 0: Extension register disable
 BE = 0: CGRAM/SEGRAM blink OFF
 DC = 0: Code bank selection enable
 REV = 0: Normal display (Not reversed display)

● Control Display ON/OFF Instruction

D = 0: Display OFF
 C = 0: Cursor OFF
 B = 0: Blink OFF

● Set Entry Mode Instruction

I/D = 1: Increment by 1
 S = 0: No entire display shift
 BID = 0: Normal direction segment port

● Set Extension Function Instruction

FW = 0: 5-dot font width character display
 B/W = 0: Normal cursor (8th line)
 NW = "1": 4-line display mode,
 NW = "0": 2-line display mode.

● Enable Shift Instruction

DS = 0000: Scroll per line disable

● Set data length Instruction


SD = 000000

● INITIALIZING BY HARDWARE RESET INPUT

When XRESET pin = "Low", RW1067 can be initialized like the case of power on reset. During the power on reset operation, this pin is ignored.


■ INITIALIZING BY INSTRUCTION

● 8-Bit Interface Mode




D	0	Display OFF
	1	Display ON
C	0	Cursor OFF
	1	Cursor ON
B	0	Blink OFF
	1	Blink ON
I/D	0	Decrement
	1	Increment
S	0	Display shift disable
	1	Display shift enable

- **4 – Bit Interface Mode**




● Serial Interface Mode




D	0	Display OFF
	1	Display ON
C	0	Cursor OFF
	1	Cursor ON
B	0	Blink OFF
	1	Blink ON
I/D	0	Decrement
	1	Increment
S	0	Display shift disable
	1	Display shift enable


2x Step-up voltage circuit



3x Step-up voltage circuit



External connection




$$V0 = \frac{VDD}{2} * (RA + RB)$$

Table 7. Duty Ratio and Power Supply for LCD Driving


Item	Data	
Number of lines	2	4
Duty ratio	1/17	1/33
Bias	1/6.7	1/6.7

■ Timing Characteristics


● Writing data from MPU to RW1067




● Reading data from RW1067 to MPU



● Interface Timing with External Driver



● Internal Power Supply Reset



Notes:

- t_{off} compensates for the power oscillation period caused by momentary power supply oscillations.
- Specified at 4.5V for 5V operation, and at 2.7V for 3V operation.
- For if 4.5V is not reached during 5V operation, the internal reset circuit will not operate normally.

■ AC Characteristics

In 6800 interface(TA = 25℃, VCC =2.7V)

Symbol	Characteristics	Test Condition	Min.	Typ.	Max.	Unit
<i>Internal Clock Operation</i>						
f _{OSC}	OSC Frequency	R =75KΩ	190	270	350	KHz
<i>External Clock Operation</i>						
f _{EX}	External Frequency	-	125	270	410	KHz
	Duty Cycle	-	45	50	55	%
T _R ,T _F	Rise/Fall Time	-	-	-	0.2	μs
<i>Write Mode (Writing data from MPU to RW1067)</i>						
T _C	Enable Cycle Time	Pin E (except clear display)	40	-	-	us
T _{PW}	Enable Pulse Width	Pin E	40	-	-	ns
T _R ,T _F	Enable Rise/Fall Time	Pin E	-	-	25	ns
T _{AS}	Address Setup Time	Pins: RS,RW,E	0	-	-	ns
T _{AH}	Address Hold Time	Pins: RS,RW,E	10	-	-	ns
T _{DSW}	Data Setup Time	Pins: DB0 - DB7	20	-	-	ns
T _H	Data Hold Time	Pins: DB0 - DB7	10	-	-	ns
<i>Read Mode (Reading Data from RW1067 to MPU)</i>						
T _C	Enable Cycle Time	Pin E	1200	-	-	ns
T _{PW}	Enable Pulse Width	Pin E	480	-	-	ns
T _R ,T _F	Enable Rise/Fall Time	Pin E	-	-	25	ns
T _{AS}	Address Setup Time	Pins: RS,RW,E	0	-	-	ns
T _{AH}	Address Hold Time	Pins: RS,RW,E	10	-	-	ns
T _{DDR}	Data Setup Time	Pins: DB0 - DB7	-	-	320	ns
T _H	Data Hold Time	Pins: DB0 - DB7	10	-	-	ns
<i>Interface Mode with LCD Driver(RW1060)</i>						
T _{CWH}	Clock Pulse with High	Pins: CL1, CL2	800	-	-	ns
T _{CWL}	Clock Pulse with Low	Pins: CL1, CL2	800	-	-	ns
T _{CST}	Clock Setup Time	Pins: CL1, CL2	500	-	-	ns
T _{SU}	Data Setup Time	Pin: D	300	-	-	ns
T _{DH}	Data Hold Time	Pin: D	300	-	-	ns
T _{DM}	M Delay Time	Pin: M	0	-	2000	ns

■ AC Characteristics

In 6800 interface(TA = 25°C, VCC =5V)

Symbol	Characteristics	Test Condition	Min.	Typ.	Max.	Unit
<i>Internal Clock Operation</i>						
f _{OSC}	OSC Frequency	R = 91KΩ	190	270	350	KHz
<i>External Clock Operation</i>						
f _{EX}	External Frequency	-	125	270	410	KHz
	Duty Cycle	-	45	50	55	%
T _R , T _F	Rise/Fall Time	-	-	-	0.2	μs
<i>Write Mode (Writing data from MPU to RW1067)</i>						
T _C	Enable Cycle Time	Pin E (except clear display)	40	-	-	us
T _{PW}	Enable Pulse Width	Pin E	40	-	-	ns
T _R , T _F	Enable Rise/Fall Time	Pin E	-	-	25	ns
T _{AS}	Address Setup Time	Pins: RS,RW,E	0	-	-	ns
T _{AH}	Address Hold Time	Pins: RS,RW,E	10	-	-	ns
T _{DSW}	Data Setup Time	Pins: DB0 - DB7	20	-	-	ns
T _H	Data Hold Time	Pins: DB0 - DB7	10	-	-	ns
<i>Read Mode (Reading Data from RW1067 to MPU)</i>						
T _C	Enable Cycle Time	Pin E	1200	-	-	ns
T _{PW}	Enable Pulse Width	Pin E	140	-	-	ns
T _R , T _F	Enable Rise/Fall Time	Pin E	-	-	25	ns
T _{AS}	Address Setup Time	Pins: RS,RW,E	0	-	-	ns
T _{AH}	Address Hold Time	Pins: RS,RW,E	10	-	-	ns
T _{DDR}	Data Setup Time	Pins: DB0 - DB7	-	-	100	ns
T _H	Data Hold Time	Pins: DB0 - DB7	10	-	-	ns
<i>Interface Mode with LCD Driver(RW1060)</i>						
T _{CWH}	Clock Pulse with High	Pins: CL1, CL2	800	-	-	ns
T _{CWL}	Clock Pulse with Low	Pins: CL1, CL2	800	-	-	ns
T _{CST}	Clock Setup Time	Pins: CL1, CL2	500	-	-	ns
T _{SU}	Data Setup Time	Pin: D	300	-	-	ns
T _{DH}	Data Hold Time	Pin: D	300	-	-	ns
T _{DM}	M Delay Time	Pin: M	0	-	2000	ns

■ AC Characteristics

In Serial interface(TA = 25°C , VCC = 2.7V)

Symbol	Characteristics	Test Condition	Min.	Typ.	Max.	Unit
<i>Internal Clock Operation</i>						
f _{OSC}	OSC Frequency	R = 75KΩ	190	270	350	KHz
<i>External Clock Operation</i>						
f _{EX}	External Frequency	-	125	270	410	KHz
	Duty Cycle	-	45	50	55	%
T _R ,T _F	Rise/Fall Time	-	-	-	0.2	μs
<i>Write Mode (Writing data from MPU to RW1067)</i>						
T _C	Enable Cycle Time	Pin E	2000	-	-	ns
T _{PW}	Enable Pulse Width	Pin E	950	-	-	ns
T _R ,T _F	Enable Rise/Fall Time	Pin E	-	-	25	ns
T _{AS}	Address Setup Time	Pins: RS,E	50	-	-	ns
T _{AH}	Address Hold Time	Pins: RS,,E	10	-	-	ns
T _{DSW}	Data Setup Time	Pins: DB0 - DB7	10	-	-	ns
T _H	Data Hold Time	Pins: DB0 - DB7	50	-	-	ns
<i>Interface Mode with LCD Driver(RW1060)</i>						
T _{CWH}	Clock Pulse with High	Pins: CL1, CL2	800	-	-	ns
T _{CWL}	Clock Pulse with Low	Pins: CL1, CL2	800	-	-	ns
T _{CST}	Clock Setup Time	Pins: CL1, CL2	500	-	-	ns
T _{SU}	Data Setup Time	Pin: D	300	-	-	ns
T _{DH}	Data Hold Time	Pin: D	300	-	-	ns
T _{DM}	M Delay Time	Pin: M	0	-	2000	ns

■ AC Characteristics

In Serial Interface (TA = 25°C, VCC = 5V)

Symbol	Characteristics	Test Condition	Min.	Typ.	Max.	Unit
<i>Internal Clock Operation</i>						
f _{OSC}	OSC Frequency	R = 91KΩ	190	270	350	KHz
<i>External Clock Operation</i>						
f _{EX}	External Frequency	-	125	270	410	KHz
	Duty Cycle	-	45	50	55	%
T _R , T _F	Rise/Fall Time	-	-	-	0.2	μs
<i>Write Mode (Writing data from MPU to RW1067)</i>						
T _C	Enable Cycle Time	Pin E	800	-	-	ns
T _{PW}	Enable Pulse Width	Pin E	40	-	-	ns
T _R , T _F	Enable Rise/Fall Time	Pin E	-	-	25	ns
T _{AS}	Address Setup Time	Pins: RS,E	50	-	-	ns
T _{AH}	Address Hold Time	Pins: RS,E	10	-	-	ns
T _{DSW}	Data Setup Time	Pins: DB0 - DB7	10	-	-	ns
T _H	Data Hold Time	Pins: DB0 - DB7	50	-	-	ns
<i>Interface Mode with LCD Driver(RW1060)</i>						
T _{CWH}	Clock Pulse with High	Pins: CL1, CL2	800	-	-	ns
T _{CWL}	Clock Pulse with Low	Pins: CL1, CL2	800	-	-	ns
T _{CST}	Clock Setup Time	Pins: CL1, CL2	500	-	-	ns
T _{SU}	Data Setup Time	Pin: D	300	-	-	ns
T _{DH}	Data Hold Time	Pin: D	300	-	-	ns
T _{DM}	M Delay Time	Pin: M	0	-	2000	ns

■ Absolute Maximum Ratings

Characteristics	Symbol	Value
Power Supply Voltage	V_{CC}	-0.3 to +5.5
LCD Driver Voltage	V_{LCD}	$V_{SS}+7.0$ to $V_{SS}-0.3$
Input Voltage	V_{IN}	-0.3 to $V_{CC}+0.3$
Operating Temperature	T_A	-40°C to + 90°C
Storage Temperature	T_{STO}	-55°C to + 125°C

■ DC Characteristics

($T_A = 25^{\circ}\text{C}$, $V_{CC} = 2.7\text{ V} - 4.5\text{ V}$)


Symbol	Characteristics	Test Condition	Min.	Typ.	Max.	Unit
V_{CC}	Operating Voltage	-	2.7	-	4.5	V
V_{LCD}	LCD Voltage	$V_0 - V_{SS}$	3.0	-	7.0	V
I_{DD}	Power Supply Current	$f_{OSC} = 270\text{KHz}$ $V_{CC}=3.0\text{V}$	-	0.45	0.6	mA
V_{IH1}	Input High Voltage (Except OSC1)	-	$0.7V_{CC}$	-	V_{CC}	V
V_{IL1}	Input Low Voltage (Except OSC1)	-	- 0.3	-	0.6	V
V_{IH2}	Input High Voltage (OSC1)	-	$0.7V_{CC}$	-	V_{CC}	V
V_{IL2}	Input Low Voltage (OSC1)	-	-	-	$0.2V_{CC}$	V
V_{OH1}	Output High Voltage (DB0 - DB7)	$I_{OH} = -0.1\text{mA}$	$0.75 V_{CC}$	-	-	V
V_{OL1}	Output Low Voltage (DB0 - DB7)	$I_{OL} = 0.1\text{mA}$	-	-	$0.2V_{CC}$	V
V_{OH2}	Output High Voltage (Except DB0 - DB7)	$I_{OH} = -0.04\text{mA}$	$0.8V_{CC}$	-	V_{CC}	V
V_{OL2}	Output Low Voltage (Except DB0 - DB7)	$I_{OL} = 0.04\text{mA}$	-	-	$0.2V_{CC}$	V
R_{COM}	Common Resistance	$V_{LCD} = 4\text{V}$, $I_d = 0.05\text{mA}$	-	2	20	$K\Omega$
R_{SEG}	Segment Resistance	$V_{LCD} = 4\text{V}$, $I_d = 0.05\text{mA}$	-	2	30	$K\Omega$
I_{LEAK}	Input Leakage Current	$V_{IN} = 0\text{V}$ to V_{CC}	-1	-	1	μA
I_{PUP}	Pull Up MOS Current	$V_{CC} = 3\text{V}$	10	60	120	μA

■ DC Characteristics

(TA = 25°C, V_{CC} = 4.5 V - 5.5 V)


Symbol	Characteristics	Test Condition	Min.	Typ.	Max.	Unit
V _{CC}	Operating Voltage	-	4.5	-	5.5	V
V _{LCD}	LCD Voltage	V ₀ - V _{SS}	3.0	-	7.0	V
I _{DD}	Power Supply Current	f _{OSC} = 270KHz V _{CC} =5.0V	-	0.5	0.7	mA
V _{IH1}	Input High Voltage (Except OSC1)	-	2.5	-	V _{CC}	V
V _{IL1}	Input Low Voltage (Except OSC1)	-	-0.3	-	0.6	V
V _{IH2}	Input High Voltage (OSC1)	-	V _{CC} -1	-	V _{CC}	V
V _{IL2}	Input Low Voltage (OSC1)	-	-	-	1.0	V
V _{OH1}	Output High Voltage (DB0 - DB7)	I _{OH} = -0.1mA	3.9	-	V _{CC}	V
V _{OL1}	Output Low Voltage (DB0 - DB7)	I _{OL} = 0.1mA	-	-	0.4	V
V _{OH2}	Output High Voltage (Except DB0 - DB7)	I _{OH} = -0.04mA	0.9V _{CC}	-	V _{CC}	V
V _{OL2}	Output Low Voltage (Except DB0 - DB7)	I _{OL} = 0.04mA	-	-	0.1V _{CC}	V
R _{COM}	Common Resistance	V _{LCD} = 4V, I _d = 0.05mA	-	2	20	KΩ
R _{SEG}	Segment Resistance	V _{LCD} = 4V, I _d = 0.05mA	-	2	30	KΩ
I _{LEAK}	Input Leakage Current	V _{IN} = 0V to V _{CC}	-1	-	1	μA
I _{PUP}	Pull Up MOS Current	V _{CC} = 5V	90	200	330	μA

- **RW1067 Application Circuit: (4Line x 20Channels) – RW1060*1**
RW1067+RW1060 mode only available in 4-bit interface




- **RW1067 Application Circuit: (2Line x 32Channels) – RW1060*2**
(2Line x 24Channels – RW1060*1, 2Line x 40Channels – RW1060*3)

RW1067+RW1060 mode only available in 4-bit Interface



- **RW1067 Application Circuit: (4Line x 40Channels)**
RW1067*2+RW1060*2 mode only available in 4-bit interface



■ THE MPU INTERFACE CIRCUIT

The RW1067Series can be connected to 6800 Series MPUs. Moreover, using the serial interface it is possible to operate the RW1067 series chips with fewer signal lines.


The display area can be enlarged by using multiple RW1067 Series chips. When this is done, the chip select signal can be used to select the individual Ics to access.

I/O PAD Configuration


	DB7	DB6	DB5	DB4	DB3~DB0	RS	RW	E
6800 8 bits Series MPUs	Pull-up V	Pull-up V	Pull-up V	Pull-up V	Pull-up V	Pull-up V	Pull-up V	No Pull-up V
6800 4 bits Series MPUs	Pull-up V	Pull-up V	Pull-up V	Pull-down V	Floating	Pull-up V	Pull-up V	No Pull-up V
Serial Interface —For 4 SPI (PSB=0)	No Pull-up V	No Pull-up V	No Pull-up V	Pull-down	Floating	Pull-down V	Pull-down	Pull-up
Serial Interface —For 3 SPI (PSB=0)	No Pull-up V	No Pull-up V	No Pull-up V	Pull-down	Floating	Pull-down	Pull-down	Pull-up

V: Connected between MCU & RW1067


(1) 6800 8 bits Series MPUs




(2) 6800 4 bits Series MPUs



(3) Using the Serial Interface—For 4 SPI



(4) Using the Serial Interface—For 3 SPI



CODE_BANK0(0B-002)

b7~4 b3~0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	CG RAM [00]	✦		0	1	P	2	p	9	1	0	Δ	Γ	■	↓	è
0001	CG RAM [01]	✦	!	1	A	Q	a	a	1	Δ	0	0	Δ	■	✦	è
0010	CG RAM [02]	✦	"	2	B	R	b	r	2	✦	✦	✦	□	■	A	R
0011	CG RAM [03]	✦	#	3	C	S	c	s	3	✦	✦	τ	τ	■	1	è
0100	CG RAM [04]	✦	x	4	D	T	d	t	4	✦	e	λ	□	■	0	è
0101	CG RAM [05]	✦	z	5	E	U	e	u	5	T	e	0	e	✦	0	è
0110	CG RAM [06]	✦	8	6	F	V	f	v	6	τ	0	π	e	■	Y	è
0111	CG RAM [07]	✦	7	7	G	W	g	w	7	□	1	Y	e	■	Δ	P
1000	CG RAM [00]	✦	(	8	H	X	h	x	8	"	0	Z	5	■	1	è
1001	CG RAM [01]	✦	)	9	I	Y	i	y	9	"	0	0	Δ	■	0	è
1010	CG RAM [02]	✦	*	*	J	Z	j	z	*	(	P	3	3	■	0	è
1011	CG RAM [03]	✦	+	+	K	A	k	a	*	)	0	■	5	R	9	\
1100	CG RAM [04]	✦	,	<	L	0	l	0	±	0	0	R	i	□	0	è
1101	CG RAM [05]	✦	-	=	N	0	n	0	Δ	z	z	1	*	0	è	è
1110	CG RAM [06]	✦	.	>	N	0	n	0	Δ	Δ	A	P	~	↑	0	è
1111	CG RAM [07]	■	/	?	0	5	0	Δ	P	0	Δ	e	0	✦	0	è