

# S-1133 Series

# HIGH RIPPLE-REJECTION AND LOW DROPOUT MIDDLE-OUTPUT CURRENT CMOS VOLTAGE REGULATOR

www.ablicinc.com

© ABLIC Inc., 2006-2015 Rev.3.1\_02

The S-1133 Series is a positive voltage regulator with a low dropout voltage, high output voltage accuracy, and low current consumption (300 mA output current) developed based on CMOS technology.

A 1  $\mu$ F small ceramic capacitor can be used<sup>\*1</sup>. It operates with low current consumption of 60  $\mu$ A typ. The S-1133 Series includes an overcurrent protection circuit that prevents the output current from exceeding the current capacity of the output transistor and a thermal shutdown circuit that prevents damage due to overheating.

In addition to the types in which output voltage is set inside the IC, a type for which output voltage can be set via an external resistor is added to a lineup (S-1133x00 Series). SOT-89-5 and super-small SNT-8A packages realize high-density mounting. This, in addition to low current consumption, makes the S-1133 Series ideal for mobile devices.

\*1. A ceramic capacitor of 2.2 μF or more can be used for products whose output voltage is 1.7 V or less.

#### **■** Features

Output voltage (internally set):
Output voltage (externally set):
1.2 V to 6.0 V, selectable in 0.1 V step.
1.8 V to 8.2 V, settable via external resistor

(S-1133B00/S-1133A00)

• Input voltage: 2.0 V to 10 V

Output voltage accuracy: ±1.0% (1.2 V to 1.4 V output product: ±15 mV)
 Dropout voltage: 130 mV typ. (3.0 V output product, I<sub>OUT</sub> = 100 mA)
 Current consumption: 50 μA typ., 90 μA max.
 During power-off: 0.1 μA typ., 1.0 μA max.

Output current: Possible to output 300 mA (V<sub>IN</sub> ≥ V<sub>OUT(S)</sub> + 1.0 V)<sup>\*1</sup>
 Input and output capacitors: A ceramic capacitor of 1.0 μF or more can be used.

(A ceramic capacitor of 2.2  $\mu\text{F}$  or more can be used for products whose

output voltage is 1.7 V or less.)

• Ripple rejection: 70 dB typ. (1.2 V output product, f = 1.0 kHz)

Built-in overcurrent protection circuit: Limits overcurrent of output transistor.
 Built-in thermal shutdown circuit: Prevents damage caused by heat.

Built-in ON / OFF circuit: Ensures long battery life.
 Operation temperature range: Ta = -40°C to +85°C

• Lead-free, Sn 100%, halogen-free\*2

\*1. Attention should be paid to the power dissipation of the package when the output current is large.

\*2. Refer to "■ Product Name Structure" for details.

## Applications

- Power supply for battery-powered devices
- Power supply for communication devices
- Power supply for home electric appliances

## ■ Packages

- SOT-89-5
- SNT-8A

# ■ Block Diagrams

1. Types in which output voltage is internally set (S-1133x12 to S-1133x60)




Figure 1

2. Types in which output voltage is externally set (S-1133B00 and S-1133A00 only)





Figure 2

#### ■ Product Name Structure

• The product types, output voltage, and package types for the S-1133 Series can be selected at the user's request. Refer to the "1. Product name" for the meanings of the characters in the product name, "2. Package" regarding the package drawings and "3. Product name list" for the full product names.


#### 1. Product name

#### 1.1 SOT-89-5



- \*1. Refer to the tape drawing.
- \*2. Refer to "3. ON / OFF pin" in "■ Operation".

#### 1. 2 SNT-8A



- \*1. Refer to the tape drawing.
- \*2. Refer to "3. ON / OFF pin" in "■ Operation".

# 2. Packages

Daakaga Nama		Drawir	ng Code	
Package Name	Package Tape		Reel	Land
SOT-89-5	UP005-A-P-SD	UP005-A-C-SD	UP005-A-R-SD	UP005-A-L-S1
SNT-8A	PH008-A-P-SD	PH008-A-C-SD	PH008-A-R-SD	PH008-A-L-SD

ABLIC Inc.

4

# 3. Product name list

Table 1 (1/2)

Output Valtage	COT 90 F	CNIT OA
Output Voltage	SOT-89-5	SNT-8A
Externally set	S-1133B00-U5T1x	S-1133B00-I8T1U
1.2 V ±15 mV	S-1133B12-U5T1x	S-1133B12-I8T1U
1.3 V ±15 mV	S-1133B13-U5T1x	S-1133B13-I8T1U
1.4 V ±15 mV	S-1133B14-U5T1x	S-1133B14-I8T1U
1.5 V ±1.0%	S-1133B15-U5T1x	S-1133B15-I8T1U
1.6 V ±1.0%	S-1133B16-U5T1x	S-1133B16-I8T1U
1.7 V ±1.0%	S-1133B17-U5T1x	S-1133B17-I8T1U
1.8 V ±1.0%	S-1133B18-U5T1x	S-1133B18-I8T1U
1.9 V ±1.0%	S-1133B19-U5T1x	S-1133B19-I8T1U
2.0 V ±1.0%	S-1133B20-U5T1x	S-1133B20-I8T1U
2.1 V ±1.0%	S-1133B21-U5T1x	S-1133B21-I8T1U
2.2 V ±1.0%	S-1133B22-U5T1x	S-1133B22-I8T1U
2.3 V ±1.0%	S-1133B23-U5T1x	S-1133B23-I8T1U
2.4 V ±1.0%	S-1133B24-U5T1x	S-1133B24-I8T1U
2.5 V ±1.0%	S-1133B25-U5T1x	S-1133B25-I8T1U
2.6 V ±1.0%	S-1133B26-U5T1x	S-1133B26-I8T1U
2.7 V ±1.0%	S-1133B27-U5T1x	S-1133B27-I8T1U
2.8 V ±1.0%	S-1133B28-U5T1x	S-1133B28-I8T1U
2.9 V ±1.0%	S-1133B29-U5T1x	S-1133B29-I8T1U
3.0 V ±1.0%	S-1133B30-U5T1x	S-1133B30-I8T1U
	S-1133B31-U5T1x	S-1133B30-I6110
3.1 V ±1.0%		
3.2 V ±1.0%	S-1133B32-U5T1x	S-1133B32-I8T1U
3.3 V ±1.0%	S-1133B33-U5T1x	S-1133B33-I8T1U
3.4 V ±1.0%	S-1133B34-U5T1x	S-1133B34-I8T1U
3.5 V ±1.0%	S-1133B35-U5T1x	S-1133B35-I8T1U
3.6 V ±1.0%	S-1133B36-U5T1x	S-1133B36-I8T1U
3.7 V ±1.0%	S-1133B37-U5T1x	S-1133B37-I8T1U
3.8 V ±1.0%	S-1133B38-U5T1x	S-1133B38-I8T1U
3.9 V ±1.0%	S-1133B39-U5T1x	S-1133B39-I8T1U
4.0 V ±1.0%	S-1133B40-U5T1x	S-1133B40-I8T1U
4.1 V ±1.0%	S-1133B41-U5T1x	S-1133B41-I8T1U
4.2 V ±1.0%	S-1133B42-U5T1x	S-1133B42-I8T1U
4.3 V ±1.0%	S-1133B43-U5T1x	S-1133B43-I8T1U
4.4 V ±1.0%	S-1133B44-U5T1x	S-1133B44-I8T1U
4.5 V ±1.0%	S-1133B45-U5T1x	S-1133B45-I8T1U
4.6 V ±1.0%	S-1133B46-U5T1x	S-1133B46-I8T1U
4.7 V ±1.0%	S-1133B47-U5T1x	S-1133B47-I8T1U
4.8 V ±1.0%	S-1133B48-U5T1x	S-1133B48-I8T1U
4.9 V ±1.0%	S-1133B49-U5T1x	S-1133B49-I8T1U
5.0 V ±1.0%	S-1133B50-U5T1x	S-1133B50-I8T1U
5.1 V ±1.0%	S-1133B51-U5T1x	S-1133B51-I8T1U
5.2 V ±1.0%	S-1133B52-U5T1x	S-1133B52-I8T1U
5.3 V ±1.0%	S-1133B53-U5T1x	S-1133B53-I8T1U
5.4 V ±1.0%	S-1133B54-U5T1x	S-1133B54-I8T1U
5.5 V ±1.0%	S-1133B55-U5T1x	S-1133B55-I8T1U
5.6 V ±1.0%	S-1133B56-U5T1x	S-1133B56-I8T1U
J.U V ±1.U70	0-1100000-0011X	0-1100000-1011U

Table 1 (2/2)

Output Voltage	SOT-89-5	SNT-8A
5.7 V ±1.0%	S-1133B57-U5T1x	S-1133B57 I8T1U
5.8 V ±1.0%	S-1133B58-U5T1x	S-1133B58-I8T1U
5.9 V ±1.0%	S-1133B59-U5T1x	S-1133B59-I8T1U
6.0 V ±1.0%	S-1133B60-U5T1x	S-1133B60-I8T1U

Remark 1. Please contact our sales office for type A products.

- 2. x: G or U
- 3. Please select products of environmental code = U for Sn 100%, halogen-free products.

# **■** Pin Configurations

#### 1. SOT-89-5

Top view




Table 2

Pin No.	Symbol	Description
4	VADJ	Output voltage adjustment pin (S-1133B00/S-1133A00 only)
l	NC*1	No connection (S-1133x12 to S-1133x60)
2	VSS	GND pin
3	ON / OFF	ON / OFF pin
4	VIN	Voltage input pin
5	VOUT	Voltage output pin

**<sup>\*1.</sup>** The NC pin is electrically open.

The NC pin can be connected to the VIN pin or the VSS pin.

Figure 3

#### 2. SNT-8A

Top view



Figure 4

#### Table 3

Pin No.	Pin Name	Functions
1	VOUT*1	Voltage output pin
2	VOUT*1	Voltage output pin
	NC*2	No connection (S-1133x12 to S-1133x60)
3	VADJ	Output voltage adjustment pin (S-1133B00/S-1133A00 only)
4	NC <sup>*2</sup>	No connection
5	VSS	GND pin
6	ON / OFF	ON / OFF pin
7	VIN*3	Voltage input pin
8	VIN <sup>*3</sup>	Voltage input pin

**<sup>\*1.</sup>** Although pins of number 1 and 2 are connected internally, be sure to short-circuit them nearest in use.

- **\*2.** The NC pin is electrically open. The NC pin can be connected to the VIN pin or the VSS pin.
- **\*3.** Although pins of number 7 and 8 are connected internally, be sure to short-circuit them nearest in use.

## ■ Absolute Maximum Ratings

Table 4

(Ta = +25 °C unless otherwise specified)

Item		Symbol	Absolute Maximum Rating	Unit		
		$V_{IN}$	$V_{SS}$ – 0.3 to $V_{SS}$ + 12	V		
Input voltage	Input voltage		voltage V <sub>0</sub>		$V_{SS}$ – 0.3 to $V_{SS}$ + 12	V
			$V_{SS}-0.3$ to $V_{SS}+12$	V		
Output voltage		V <sub>OUT</sub>	$V_{SS}-0.3$ to $V_{IN}+0.3$	V		
Power dissipation SOT-89-5 SNT-8A		5	1000 <sup>*1</sup>	mW		
		P <sub>D</sub>	450 <sup>*1</sup>	mW		
Operation ambient temperature		T <sub>opr</sub>	−40 to +85	°C		
Storage temperatur	e	T <sub>stq</sub>	−40 to +125	°C		

<sup>\*1.</sup> When mounted on printed circuit board

[Mounted Board]

(1) Board size :  $114.3 \text{ mm} \times 76.2 \text{ mm} \times t1.6 \text{ mm}$ (2) Board name : JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.




Figure 5 Power Dissipation of Packages (Mounted on Printed Circuit Board)

Caution The thermal shutdown circuit may operate when the junction temperature is around 150 °C.

# **■** Electrical Characteristics

# 1. Types in which output voltage is internally set (S-1133x12 to S-1133x60)

Table 5

(Ta = +25 °C unless otherwise specified)

Item	Symbol	Con	ditions	Min.	Тур.	Max.	Unit	Test Circuit
Output voltage <sup>*1</sup>	V <sub>OUT(E)</sub>	$V_{IN} = V_{OUT(S)} + 1.0 V,$	$1.2~V \leq V_{OUT(S)} \leq 1.4~V$	V <sub>OUT(S)</sub> - 0.015	V <sub>OUT(S)</sub>	V <sub>OUT(S)</sub> + 0.015	V	1
		I <sub>OUT</sub> = 100 mA	$I_{OUT} = 100 \text{ mA} $ $1.5 \text{ V} \leq V_{OUT(S)} \leq 6.0 \text{ V}$	$V_{OUT(S)} \times 0.99$	V <sub>OUT(S)</sub>	V <sub>OUT(S)</sub> × 1.01	V	1
Output current*2	I <sub>OUT</sub>	$V_{IN} \ge V_{OUT(S)} + 1.0 \text{ V}$	T	300 <sup>*5</sup>	—	—	mA	3
			$V_{OUT(S)} = 1.2 \text{ V}$	8.0	0.84	0.88	V	1
			$V_{OUT(S)} = 1.3 \text{ V}$		0.74	0.78	V	1
			V <sub>OUT(S)</sub> = 1.4 V		0.64	0.68	V	1
Dropout voltage*3	$V_{drop}$	I <sub>OUT</sub> = 100 mA	$1.5 \text{ V} \le \text{V}_{\text{OUT(S)}} \le 1.9 \text{ V}$	_	0.54	0.58	V	1
	шор	001	$2.0 \text{ V} \leq \text{V}_{\text{OUT(S)}} \leq 2.4 \text{ V}$		0.15	0.23	V	1
			$2.5 \text{ V} \leq \text{V}_{\text{OUT(S)}} \leq 2.9 \text{ V}$		0.14	0.21	V	1
			$3.0 \text{ V} \le \text{V}_{\text{OUT(S)}} \le 3.2 \text{ V}$	_	0.13	0.19	V	1
	ΔVout1		$3.3 \text{ V} \leq V_{OUT(S)} \leq 6.0 \text{ V}$	_	0.10	0.15	V	1
Line regulation	$\Delta V$ IN VOUT	$V_{OUT(S)} + 0.5 \text{ V} \le V_{IN} \le$	10 V, $I_{OUT} = 100 \text{ mA}$	_	0.02	0.2	%/V	1
Load regulation	$\Delta V_{OUT2}$	$\begin{split} V_{IN} &= V_{OUT(S)} + 1.0 \text{ V}, \\ 1.0 \text{ mA} &\leq I_{OUT} \leq 100 \text{ m} \end{split}$	nA	_	15	40	mV	1
Output voltage temperature coefficient*4	$\Delta V$ OUT $\Delta Ta V$ OUT	$\begin{aligned} V_{IN} &= V_{OUT(S)} + 1.0 \text{ V, I} \\ -40 \text{ °C} &\leq \text{Ta} \leq 85 \text{ °C} \end{aligned}$	$V_{IN} = V_{OUT(S)} + 1.0 \text{ V}, I_{OUT} = 30 \text{ mA},$		±130	_	ppm/°C	1
Current consumption during operation	I <sub>SS1</sub>	$V_{IN} = V_{OUT(S)} + 1.0 \text{ V}, \text{ O}$ no load	$V_{IN} = V_{OUT(S)} + 1.0 \text{ V, ON / OFF pin} = ON,$		60	90	μΑ	2
Current consumption during power-off	I <sub>SS2</sub>	$V_{IN} = V_{OUT(S)} + 1.0 \text{ V}, \text{ O}$ no load	ON / OFF pin = OFF,		0.1	1.0	μΑ	2
Input voltage	V <sub>IN</sub>		_	2.0	_	10	V	
ON / OFF pin input voltage "H"	V <sub>SH</sub>	$V_{IN} = V_{OUT(S)} + 1.0 \text{ V, } F$	$R_L = 1.0 \text{ k}\Omega$	1.5	_	_	V	4
ON / OFF pin input voltage "L"	V <sub>SL</sub>	$V_{IN} = V_{OUT(S)} + 1.0 \text{ V, } F$	$R_L = 1.0 \text{ k}\Omega$	_	_	0.25	V	4
ON / OFF pin input current "H"	I <sub>SH</sub>	$V_{IN} = V_{OUT(S)} + 1.0 \text{ V}, V$	/ <sub>ON / OFF</sub> = 7 V	-0.1	_	0.1	μА	4
ON / OFF pin input current "L"	I <sub>SL</sub>	$V_{IN} = V_{OUT(S)} + 1.0 \text{ V}, \text{ V}$	$V_{ON/OFF} = 0 \text{ V}$	-0.1	_	0.1	μА	4
		$V_{IN} = V_{OUT(S)} + 1.0 V,$	$1.2 \text{ V} \le V_{OUT(S)} \le 1.5 \text{ V}$		70		dB	5
Ripple rejection	RR	f = 1.0  kHz, $\Delta V_{rip} = 0.5 \text{ Vrms},$	1.6 V ≤ V <sub>OUT(S)</sub> ≤ 3.0 V		65		dB	5
	$I_{OUT} = 50 \text{ mA}$	$3.1 \text{ V} \le V_{OUT(S)} \le 6.0 \text{ V}$	_	60		dB	5	
Short-circuit current	I <sub>short</sub>	$V_{IN} = V_{OUT(S)} + 1.0 \text{ V, ON / OFF pin} = ON,$ $V_{OUT} = 0 \text{ V}$		_	200		mA	3
Thermal shutdown detection temperature	T <sub>SD</sub>	Junction temperature		_	150	_	°C	_
Thermal shutdown release temperature	T <sub>SR</sub>	Junction temperature		_	120	_	°C	_

# HIGH RIPPLE-REJECTION AND LOW DROPOUT MIDDLE-OUTPUT CURRENT CMOS VOLTAGE REGULATOR S-1133 Series Rev. 3.1\_02

\*1. V<sub>OUT(S)</sub>: Set output voltage

 $V_{\text{OUT}(E)}$ : Actual output voltage

Output voltage when fixing  $I_{OUT}$  (= 100 mA) and inputting  $V_{OUT(S)} + 1.0 \text{ V}$ 

- \*2. The output current at which the output voltage becomes 95% of V<sub>OUT(E)</sub> after gradually increasing the output current.
- \*3.  $V_{drop} = V_{IN1} (V_{OUT3} \times 0.98)$

 $V_{OUT3}$  is the output voltage when  $V_{IN} = V_{OUT(S)} + 1.0 \text{ V}$  and  $I_{OUT} = 100 \text{ mA}$ .

 $V_{\text{IN1}}$  is the input voltage at which the output voltage becomes 98% of  $V_{\text{OUT3}}$  after gradually decreasing the input voltage.

\*4. A change in the temperature of the output voltage [mV/°C] is calculated using the following equation.

$$\frac{\Delta V_{OUT}}{\Delta Ta} \left[ mV/^{\circ}C \right]^{*1} = V_{OUT(S)} \left[ V \right]^{*2} \times \frac{\Delta V_{OUT}}{\Delta Ta \bullet V_{OUT}} \left[ ppm/^{\circ}C \right]^{*3} \div 1000$$

- \*1. Change in temperature of output voltage
- \*2. Set output voltage
- \*3. Output voltage temperature coefficient
- \*5. The output current can be at least this value.

Due to restrictions on the package power dissipation, this value may not be satisfied. Attention should be paid to the power dissipation of the package when the output current is large.

This specification is guaranteed by design.

# 2. Types in which output voltage is externally set (S-1133B00 and S-1133A00 only)

# Table 6

(Ta = +25 °C unless otherwise specified)

				-25 C un	.000 010		
Item	Symbol	Conditions	Min.	Тур.	Max.	Unit	Test Circuit
Output voltage of adjust pin*1	$V_{VADJ}$	$\begin{aligned} V_{VADJ} &= V_{OUT},  V_{IN} = V_{OUT(S)} + 1.0   V, \\ I_{OUT} &= 100   mA \end{aligned}$	1.782	1.800	1.818	V	6
Output voltage range	$V_{ROUT}$	_	1.8	_	8.2	V	11
Internal resistance value of adjust pin	R <sub>VADJ</sub>	_	_	200		kΩ	
Output current*2	I <sub>OUT</sub>	$V_{IN} \ge V_{OUT(S)} + 1.0 \text{ V}$	300 <sup>*5</sup>	_	_	mA	8
Dropout voltage*3	$V_{drop}$	$I_{OUT} = 100 \text{ mA}, V_{VADJ} = V_{OUT}, V_{OUT(S)} = 1.8 \text{ V}$	_	0.24	0.28	V	6
Line regulation	$\frac{\Delta V_{OUT1}}{\Delta V_{IN} \ V_{OUT}}$	$\label{eq:VADJ} \left  \begin{array}{l} V_{VADJ} = V_{OUT}, \ V_{OUT(S)} + 0.5 \ V \leq V_{IN} \leq 10 \ V, \\ I_{OUT} = 100 \ mA \end{array} \right.$	_	0.02	0.2	%/V	6
Load regulation	$\Delta V_{OUT2}$	$ \begin{aligned} V_{VADJ} &= V_{OUT}, \ V_{IN} &= V_{OUT(S)} + 1.0 \ V, \\ 1.0 \ mA &\leq I_{OUT} \leq 100 \ mA \end{aligned} $	_	15	40	mV	6
Output voltage temperature coefficient*4	$\Delta V$ оит $\Delta T$ а $V$ оит	$ \begin{aligned} V_{\text{IN}} &= V_{\text{OUT(S)}} + 1.0 \text{ V, } I_{\text{OUT}} = 30 \text{ mA,} \\ -40 \text{ °C} &\leq \text{Ta} \leq 85 \text{ °C} \end{aligned} $	_	±130		ppm/°C	6
Current consumption during operation	I <sub>SS1</sub>	$\begin{split} V_{IN} &= V_{OUT(S)} + 1.0 \text{ V}, V_{OUT} = V_{VADJ}, \\ ON \text{ / OFF pin} &= ON, \text{ no load} \end{split}$	_	60	90	μΑ	7
Current consumption during power-off	I <sub>SS2</sub>	$\begin{split} V_{IN} &= V_{OUT(S)} + 1.0 \text{ V}, V_{OUT} = V_{VADJ}, \\ ON \text{ / OFF pin} &= OFF, \text{ no load} \end{split}$	_	0.1	1.0	μА	7
Input voltage	V <sub>IN</sub>	_	2.0		10	V	_
ON / OFF pin input voltage "H"	V <sub>SH</sub>	$V_{IN} = V_{OUT(S)} + 1.0 \text{ V}, R_L = 1.0 \text{ k}\Omega$	1.5	_	_	V	9
ON / OFF pin input voltage "L"	V <sub>SL</sub>	$V_{IN} = V_{OUT(S)} + 1.0 \text{ V}, R_L = 1.0 \text{ k}\Omega$	_		0.25	V	9
ON / OFF pin input current "H"	I <sub>SH</sub>	$V_{IN} = V_{OUT(S)} + 1.0 \text{ V}, V_{ON / OFF} = 7 \text{ V}$	-0.1		0.1	μА	9
ON / OFF pin input current "L"	I <sub>SL</sub>	$V_{IN} = V_{OUT(S)} + 1.0 \text{ V}, V_{ON / OFF} = 0 \text{ V}$	-0.1	ĺ	0.1	μА	9
Ripple rejection	RR	$\begin{split} V_{VADJ} &= V_{OUT}, \ V_{IN} = V_{OUT(S)} + 1.0 \ V, \\ f &= 1.0 \ kHz, \ \Delta V_{rip} = 0.5 \ Vrms, \\ I_{OUT} &= 50 \ mA, \ V_{OUT(S)} = 1.8 \ V \end{split}$	_	65	_	dB	10
Short-circuit current	I <sub>short</sub>	$\begin{aligned} V_{\text{IN}} &= V_{\text{OUT(S)}} + 1.0 \text{ V, ON / OFF pin} = \text{ON,} \\ V_{\text{OUT}} &= 0 \text{ V} \end{aligned}$	_	200	_	mA	8
Thermal shutdown detection temperature	T <sub>SD</sub>	Junction temperature	_	150	_	°C	_
Thermal shutdown release temperature	T <sub>SR</sub>	Junction temperature	_	120	_	°C	_

# HIGH RIPPLE-REJECTION AND LOW DROPOUT MIDDLE-OUTPUT CURRENT CMOS VOLTAGE REGULATOR S-1133 Series Rev. 3.1\_02

- \*1.  $V_{OUT(S)}$ : Set output voltage ( = 1.8 V)
- $\star$ 2. The output current at which the output voltage becomes 95% of  $V_{VADJ}$  after gradually increasing the output current.
- \*3.  $V_{drop} = V_{IN1} (V_{OUT3} \times 0.98)$

 $V_{OUT3}$  is the output voltage when  $V_{IN} = V_{OUT(S)} + 1.0 \ V$  and  $I_{OUT} = 100 \ mA.$ 

 $V_{\text{IN1}}$  is the input voltage at which the output voltage becomes 98% of  $V_{\text{OUT3}}$  after gradually decreasing the input voltage.

\*4. A change in the temperature of the output voltage [mV/°C] is calculated using the following equation.

$$\frac{\Delta V_{OUT}}{\Delta Ta} \left[ mV/^{\circ}C \right]^{*1} = V_{OUT(S)} \left[ V \right]^{*2} \times \frac{\Delta V_{OUT}}{\Delta Ta \bullet V_{OUT}} \left[ ppm/^{\circ}C \right]^{*3} \div 1000$$

- \*1. Change in temperature of output voltage
- \*2. Set output voltage
- \*3. Output voltage temperature coefficient
- \*5. The output current can be at least this value.

Due to restrictions on the package power dissipation, this value may not be satisfied. Attention should be paid to the power dissipation of the package when the output current is large.

This specification is guaranteed by design.

# **■** Test Circuits

1.




Figure 6

2.




Figure 7

3.




Figure 8

4.




Figure 9

5.




Figure 10




Figure 11




Figure 12




Figure 13




Figure 14




Figure 15





Figure 16

#### ■ Standard Circuit



- \*1.  $C_{IN}$  is a capacitor for stabilizing the input. A ceramic capacitor of 2.2  $\mu$ F or more can be used as the output capacitor for products whose output voltage is 1.7 V or less.
- **\*2.** A ceramic capacitor of 1.0  $\mu$ F or more can be used for C<sub>L</sub>. A ceramic capacitor of 2.2  $\mu$ F or more can be used as the output capacitor for products whose output voltage is 1.7 V or less.

Figure 17

Caution The above connection diagram and constant will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.

## ■ Condition of Application

Input capacitor ( $C_{IN}$ ): 1.0  $\mu F$  or more<sup>\*1</sup>
Output capacitor ( $C_L$ ): 1.0  $\mu F$  or more<sup>\*1</sup>
ESR of output capacitor: 1.0  $\Omega$  or less

\*1.  $2.2 \mu F$  or more for products whose output voltage is 1.7 V or less

Caution Generally a series regulator may cause oscillation, depending on the selection of external parts.

Check that no oscillation occurs with the application using the above capacitor.

# ■ Selection of Input and Output Capacitors (C<sub>IN</sub>, C<sub>L</sub>)

The S-1133 Series requires an output capacitor between the VOUT pin and the VSS pin for phase compensation. Operation is stabilized by a ceramic capacitor with an output capacitance of 1.0  $\mu$ F or more<sup>\*1</sup> in the entire temperature range. When using an OS capacitor, a tantalum capacitor, or an aluminum electrolytic capacitor, the capacitance must be 1.0  $\mu$ F or more, and the ESR must be 1.0  $\Omega$  or less.

The value of the output overshoot or undershoot transient response varies depending on the value of the output capacitor. Perform thorough evaluation using the actual application, including temperature characteristics.

\*1. The capacitance is 2.2  $\mu F$  or more for products whose output voltage is 1.7 V or less.

## **■** Explanation of Terms

#### 1. Low dropout voltage regulator

This voltage regulator has the low dropout voltage due to its built-in low on-resistance transistor.

#### 2. Low ESR

A capacitor whose ESR (Equivalent Series Resistance) is low. The S-1133 Series enables use of a low ESR capacitor, such as a ceramic capacitor, for the output-side capacitor  $C_L$ . A capacitor whose ESR is 1.0  $\Omega$  or less can be used.

#### 3. Output voltage (Vout)

The accuracy of the output voltage is ensured at  $\pm 1.0\%$  under the specified conditions of fixed input voltage\*1, fixed output current, and fixed temperature.

\*1. Differs depending on the product.

Caution If the above conditions change, the output voltage value may vary and exceed the accuracy range of the output voltage. Please see the electrical characteristics and attached characteristics data for details.

**Remark** In the types of the S-1133 Series in which the output voltage is 1.2 to 1.4 V, the output voltage accuracy is  $\pm$ 15 mV.

4. Line regulation 
$$\left(\frac{\Delta V_{OUT1}}{\Delta V_{IN} \bullet V_{OUT}}\right)$$

Indicates the dependency of the output voltage on the input voltage. That is, the values show how much the output voltage changes due to a change in the input voltage with the output current remaining unchanged.

#### 5. Load regulation ( $\Delta V_{OUT2}$ )

Indicates the dependency of the output voltage on the output current. That is, the values show how much the output voltage changes due to a change in the output current with the input voltage remaining unchanged.

# 6. Dropout voltage (V<sub>drop</sub>)


Indicates the difference between the input voltage ( $V_{IN1}$ ) and the output voltage when; decreasing input voltage ( $V_{IN}$ ) gradually until the output voltage has dropped out to the value of 98% of output voltage ( $V_{OUT3}$ ), which is at  $V_{IN} = V_{OUT(S)} + 1.0 \text{ V}$ .

$$V_{drop} = V_{IN1} - (V_{OUT3} \times 0.98)$$

# 7. Output voltage temperature coefficient $\left(\frac{\Delta V_{OUT}}{\Delta Ta \bullet V_{OUT}}\right)$

The shaded area in **Figure 18** is the range where  $V_{OUT}$  varies in the operation temperature range when the output voltage temperature coefficient is  $\pm 130$  ppm/°C.

Example of S-1133B30 typ. product



\*1.  $V_{OUT(E)}$  is the value of the output voltage measured at Ta = +25°C.

Figure 18

A change in the temperature of the output voltage [mV/°C] is calculated using the following equation.

$$\frac{\Delta V_{OUT}}{\Delta Ta} \left[ mV/^{\circ}C \right]^{*1} = V_{OUT(S)} \left[ V \right]^{*2} \times \frac{\Delta V_{OUT}}{\Delta Ta \bullet V_{OUT}} \left[ ppm/^{\circ}C \right]^{*3} \div 1000$$


- \*1. Change in temperature of output voltage
- \*2. Set output voltage
- \*3. Output voltage temperature coefficient

## Operation

#### 1. Basic operation

Figure 19 shows the block diagram of the S-1133 Series.

The error amplifier compares the reference voltage ( $V_{ref}$ ) with feedback voltage ( $V_{fb}$ ), which is the output voltage resistance-divided by feedback resistors ( $R_s$  and  $R_f$ ). It supplies the gate voltage necessary to maintain the constant output voltage which is not influenced by the input voltage and temperature change, to the output transistor.



# \*1. Parasitic diode

Figure 19

#### 2. Output transistor

In the S-1133 Series, a low on-resistance P-channel MOS FET is used as the output transistor.

Be sure that  $V_{OUT}$  does not exceed  $V_{IN} + 0.3 \text{ V}$  to prevent the voltage regulator from being damaged due to reverse current flowing from the VOUT pin through a parasitic diode to the VIN pin, when the potential of  $V_{OUT}$  became higher than  $V_{IN}$ .

## 3. ON / OFF pin

This pin starts and stops the regulator.

When the ON / OFF pin is set to OFF level, the entire internal circuit stops operating, and the built-in P-channel MOS FET output transistor between the VIN pin and the VOUT pin is turned off, reducing current consumption significantly. The VOUT pin becomes the  $V_{SS}$  level due to the internally divided resistance of several hundreds  $k\Omega$  between the VOUT pin and the VSS pin.

The structure of the ON / OFF pin is as shown in **Figure 20**. The ON / OFF pin is neither pulled down nor pulled up internally, so do not use it in the floating status. In addition, note that the current consumption increases if a voltage of 0.3 V to  $V_{IN}-0.3$  V is applied to the ON / OFF pin. When not using the ON / OFF pin, connect it to the VSS pin in the product A type, and connect it to the VIN pin in B type.

Table 7

Product Type	ON/OFF Pin	Internal Circuit	VOUT Pin Voltage	Current Consumption
А	"L": ON	Operate	Set value	I <sub>SS1</sub>
А	"H": OFF	Stop	V <sub>SS</sub> level	I <sub>SS2</sub>
В	"L": OFF	Stop	V <sub>SS</sub> level	I <sub>SS2</sub>
В	"H": ON	Operate	Set value	I <sub>SS1</sub>




Figure 20

#### 4. Thermal shutdown circuit

The S-1133 Series implements a thermal shutdown circuit to protect the device from damage due to overheating. When the junction temperature rises to 150 °C typ., the thermal shutdown circuit operates and the regulator operation stops. When the junction temperature drops to 120 °C typ., the thermal shutdown circuit is released and the regulator operation resumes.

If the thermal shutdown circuit starts operating due to self-heating, the regulator operation stops and the output voltage falls. When the regulator operation has stopped, no self-heat is generated and the temperature of the IC is lowered. When the temperature has dropped, the thermal shutdown circuit is released, the regulator operation resumes, and self-heat is generated again. By repeating this procedure, the output voltage waveform forms pulses. Stop or restart of regulation continues unless decreasing either or both of the input voltage and the output current in order to reduce the internal power consumption, or decreasing the ambient temperature.

Table 8

Thermal Shutdown Circuit	VOUT Pin Voltage
Operation: 150 °C typ.*1	V <sub>SS</sub> level
Release: 120 °C typ.*1	Set value

<sup>\*1.</sup> Junction temperature

#### 5. Externally setting output voltage

The S-1133 Series provides the types in which output voltage can be set via the external resistor (S-1133B00/S-1133A00). The output voltage can be set by connecting a resistor ( $R_a$ ) between the VOUT pin and the VADJ pin, and a resistor ( $R_b$ ) between the VADJ pin and the VSS pin.

The output voltage is determined by the following formulas.

$$\begin{split} &V_{OUT} = 1.8 + R_a \times I_a \quad \cdots \cdots (1) \\ &\text{By substituting } I_a = I_{VADJ} + 1.8/R_b \text{ to above formula (1),} \\ &V_{OUT} = 1.8 + R_a \times (I_{VADJ} + 1.8/R_b) = 1.8 \times (1.0 + R_a/R_b) + R_a \times I_{VADJ} \quad \cdots \cdots (2) \end{split}$$

In above formula (2),  $R_a \times I_{VADJ}$  is a factor for the output voltage error.

Whether the output voltage error is minute is judged depending on the following (3) formula.

By substituting 
$$I_{VADJ} = 1.8/R_{VADJ}$$
 to  $R_a \times I_{VADJ}$  
$$V_{OUT} = 1.8 \times (1.0 + R_a/R_b) + 1.8 \times R_a/R_{VADJ} \qquad (3)$$

If R<sub>VADJ</sub> is sufficiently larger than R<sub>a</sub>, the error is judged as minute.




Figure 21

The following expression is in order to determine output voltage V<sub>OUT</sub> = 3.0 V. If resistance R<sub>b</sub> = 2 k $\Omega$ , substitute R<sub>VADJ</sub> = 200 k $\Omega$  typ. into (3), Resistance R<sub>a</sub> = (3.0 / 1.8-1) × ((2 k × 200 k) / (2 k + 200 k)) = 1.3 k $\Omega$ 

Caution The above connection diagrams and constants will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constants.

#### ■ Precautions


- Wiring patterns for the VIN pin, the VOUT pin and GND should be designed so that the impedance is low. When
  mounting an output capacitor between the VOUT pin and the VSS pin (C<sub>L</sub>) and a capacitor for stabilizing the input
  between the VIN pin and the VSS pin (C<sub>IN</sub>), the distance from the capacitors to these pins should be as short as
  possible.
- When setting the output voltage using the external resistor, connect the resistors, R<sub>a</sub> between the VOUT pin and the VADJ pin and R<sub>b</sub> between the VADJ pin and the VSS pin close to the respective pins.
- In the product that users set the output voltage externally, it is possible to set a voltage arbitrarily; by feeding back
  the voltage which is from the VOUT pin to the VADJ pin, after dividing it with the dividers connected between the
  VOUT pin and the VADJ pin, and the VADJ pin and the VSS pin.
  - Note that if any device other than the divider specified above is connected between the VOUT pin and the VADJ pin or the VADJ pin and the VSS pin, S-1133 Series may not work stably as a voltage regulator IC.
- Note that generally the output voltage may increase when a series regulator is used at low load current (1.0 mA or less).
- Note that generally the output voltage may increase due to the leakage current from an output driver when a series
  regulator is used at high temperature.
- Generally a series regulator may cause oscillation, depending on the selection of external parts. The following conditions are recommended for the S-1133 Series. However, be sure to perform sufficient evaluation under the actual usage conditions for selection, including evaluation of temperature characteristics.


Input capacitor ( $C_{IN}$ ): 1.0  $\mu$ F or more<sup>\*1</sup>
Output capacitor ( $C_{L}$ ): 1.0  $\mu$ F or more<sup>\*1</sup>
Equivalent series resistance (ESR): 1.0  $\Omega$  or less


- \*1. The capacitance is 2.2  $\mu$ F or more for products whose output voltage is 1.7 V or less.
- The voltage regulator may oscillate when the impedance of the power supply is high and the input capacitance is small or an input capacitor is not connected.
- If the output capacitance is small, power supply's fluctuation and the characteristics of load fluctuation become worse. Sufficiently evaluate the output voltage's fluctuation with the actual device.
- Overshoot may occur in the output voltage momentarily if the voltage is rapidly raised at power-on or when the power supply fluctuates. Sufficiently evaluate the output voltage at power-on with the actual device.
- When the thermal shutdown circuit starts operating and the regulator stops, input voltage may exceed the absolute maximum ratings.
  - It will be affected largely when input voltage, output current and inductance of power supply are high. Perform thorough evaluation using the actual application.
- The application conditions for the input voltage, the output voltage, and the load current should not exceed the
  package power dissipation.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic
  protection circuit.
- In determining the output current, attention should be paid to the output current value specified in **Table 5** and **Table 6** in "**Electrical Characteristics**" and footnote \*5 of the table.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

# ■ Characteristics (Typical Data)

(1) Output voltage vs. Output current (when load current increases) (Ta = +25 °C)











**Remark** In determining the output current, attention should be paid to the following.

- 1. The minimum output current value and footnote \*5 in Table 5 and Table 6 in
  - "■ Electrical Characteristics"
- 2. The package power dissipation













## (3) Dropout voltage vs. Output current










## (4) Dropout voltage vs. Set output voltage




## (5) Output voltage vs. Ambient temperature









#### (6) Current consumption vs. Input voltage









# (7) Ripple rejection (Ta = +25 °C)


#### S-1133B12



#### S-1133B30





## S-1133B60




#### ■ Reference Data

#### (1) Input transient response characteristics (Ta = +25 °C)







S-1133B60




## (2) Load transient response characteristics (Ta = +25 °C)







S-1133B60




## (3) ON / OFF pin transient response characteristics (Ta = +25 °C)





## S-1133B60



# ■ Marking Specifications

## 1. SOT-89-5

(1) to (3): Product code (Refer to Product name vs. Product code.)

(4) to (6): Lot number

#### Product name vs. Product code


Draduat name	Pr	oduct co	de
Product name	(1)	(2)	(3)
S-1133B00-U5T1x	Q	8	Α
S-1133B12-U5T1x	Q	8	В
S-1133B13-U5T1x	Q	8	С
S-1133B14-U5T1x	Q	8	D
S-1133B15-U5T1x	Q	8	Е
S-1133B16-U5T1x	Q	8	F
S-1133B17-U5T1x	Q	8	G
S-1133B18-U5T1x	Q	8	Н
S-1133B19-U5T1x	Q	8	- 1
S-1133B20-U5T1x	Q	8	J
S-1133B21-U5T1x	Q	8	K
S-1133B22-U5T1x	Q	8	L
S-1133B23-U5T1x	Q	8	M
S-1133B24-U5T1x	Q	8	N
S-1133B25-U5T1x	Q	8	0
S-1133B26-U5T1x	Q	8	Р
S-1133B27-U5T1x	Q	8	Q
S-1133B28-U5T1x	Q	8	R
S-1133B29-U5T1x	Q	8	S
S-1133B30-U5T1x	Q	8	Т
S-1133B31-U5T1x	Q	8	U
S-1133B32-U5T1x	Q	8	V
S-1133B33-U5T1x	Q	8	W
S-1133B34-U5T1x	Q	8	Χ
S-1133B35-U5T1x	Q	8	Υ

Droduct name	Pre	oduct co	de
Product name	(1)	(2)	(3)
S-1133B36-U5T1x	Q	8	Z
S-1133B37-U5T1x	Q	9	Α
S-1133B38-U5T1x	Q	9	В
S-1133B39-U5T1x	Q	9	С
S-1133B40-U5T1x	Q	9	D
S-1133B41-U5T1x	Q	9	Е
S-1133B42-U5T1x	Q	9	F
S-1133B43-U5T1x	Q	9	G
S-1133B44-U5T1x	Q	9	Н
S-1133B45-U5T1x	Q	9	- 1
S-1133B46-U5T1x	Q	9	J
S-1133B47-U5T1x	Q	9	K
S-1133B48-U5T1x	Q	9	L
S-1133B49-U5T1x	Q	9	M
S-1133B50-U5T1x	Q	9	N
S-1133B51-U5T1x	Q	9	0
S-1133B52-U5T1x	Q	9	Р
S-1133B53-U5T1x	Q	9	Q
S-1133B54-U5T1x	Q	9	R
S-1133B55-U5T1x	Q	9	S
S-1133B56-U5T1x	Q	9	T
S-1133B57-U5T1x	Q	9	U
S-1133B58-U5T1x	Q	9	V
S-1133B59-U5T1x	Q	9	W
S-1133B60-U5T1x	Q	9	Χ

Remark 1. x: G or U

2. Please select products of environmental code = U for Sn 100%, halogen-free products.

## 2. SNT-8A



(1) Blank


(2) to (4) Product code (Refer to **Product name vs. Product code**)


(5), (6) Blank (7) to (11) Lot number


#### Product name vs. Product code

Draduat name	Product code		
Product name	(2)	(3)	(4)
S-1133B00-I8T1U	Q	8	Α
S-1133B12-I8T1U	Q	8	В
S-1133B13-I8T1U	Q	8	С
S-1133B14-I8T1U	Q	8	D
S-1133B15-I8T1U	Q	8	Е
S-1133B16-I8T1U	Q	8	F
S-1133B17-I8T1U	Q	8	G
S-1133B18-I8T1U	Q	8	Н
S-1133B19-I8T1U	Q	8	- 1
S-1133B20-I8T1U	Q	8	J
S-1133B21-I8T1U	Q	8	K
S-1133B22-I8T1U	Q	8	L
S-1133B23-I8T1U	Q	8	М
S-1133B24-I8T1U	Q	8	N
S-1133B25-I8T1U	Q	8	0
S-1133B26-I8T1U	Q	8	Р
S-1133B27-I8T1U	Q	8	Q
S-1133B28-I8T1U	Q	8	R
S-1133B29-I8T1U	Q	8	S
S-1133B30-I8T1U	Q	8	Т
S-1133B31-I8T1U	Q	8	U
S-1133B32-I8T1U	Q	8	V
S-1133B33-I8T1U	Q	8	W
S-1133B34-I8T1U	Q	8	Х
S-1133B35-I8T1U	Q	8	Υ

<b>-</b>	Product code		
Product name	(2)	(3)	(4)
S-1133B36-I8T1U	Q	8	Z
S-1133B37-I8T1U	Q	9	Α
S-1133B38-I8T1U	Q	9	В
S-1133B39-I8T1U	Q	9	С
S-1133B40-I8T1U	Q	9	D
S-1133B41-I8T1U	Q	9	Е
S-1133B42-I8T1U	Q	9	F
S-1133B43-I8T1U	Q	9	G
S-1133B44-I8T1U	Q	9	Η
S-1133B45-I8T1U	Q	9	I
S-1133B46-I8T1U	Q	9	J
S-1133B47-I8T1U	Q	9	K
S-1133B48-I8T1U	Q	9	L
S-1133B49-I8T1U	Q	9	М
S-1133B50-I8T1U	Q	9	N
S-1133B51-I8T1U	Q	9	0
S-1133B52-I8T1U	Q	9	Р
S-1133B53-I8T1U	Q	9	Q
S-1133B54-I8T1U	Q	9	R
S-1133B55-I8T1U	Q	9	S
S-1133B56-I8T1U	Q	9	Т
S-1133B57-I8T1U	Q	9	U
S-1133B58-I8T1U	Q	9	V
S-1133B59-I8T1U	Q	9	W
S-1133B60-I8T1U	Q	9	Х










# No. UP005-A-P-SD-2.0

TITLE	SOT895-A-PKG Dimensions	
No.	UP005-A-P-SD-2.0	
ANGLE	$\Phi$	
UNIT	mm	
ABLIC Inc.		




TITLE	SOT895-A-Carrier Tape	
No.	UP005-A-C-SD-2.0	
ANGLE		
UNIT	mm	
ABLIC Inc.		






# No. UP005-A-L-S1-1.0


TITLE	SOT895-A -Land Recommendation	
No.	UP005-A-L-S1-1.0	
ANGLE		
UNIT	mm	
ABLIC Inc.		






# No. PH008-A-P-SD-2.1


TITLE	SNT-8A-A-PKG Dimensions		
No.	PH008-A-P-SD-2.1		
ANGLE	<b>\$</b>		
UNIT	mm		
	ABLIC Inc.		






# No. PH008-A-C-SD-2.0

TITLE	SNT-8A-A-Carrier Tape	
No.	PH008-A-C-SD-2.0	
ANGLE		
UNIT	mm	
ABLIC Inc.		



# No. PH008-A-R-SD-1.0

TITLE	SNT-8A-A-Reel		
No.	PH008-A-R-SD-1.0		
ANGLE		QTY.	5,000
UNIT	mm		
ABLIC Inc.			



- %1. ランドパターンの幅に注意してください (0.25 mm min. / 0.30 mm typ.)。 %2. パッケージ中央にランドパターンを広げないでください (1.96 mm  $\sim$  2.06 mm)。
- 注意 1. パッケージのモールド樹脂下にシルク印刷やハンダ印刷などしないでください。
  - 2. パッケージ下の配線上のソルダーレジストなどの厚みをランドパターン表面から0.03 mm 以下にしてください。
  - 3. マスク開口サイズと開口位置はランドパターンと合わせてください。
  - 4. 詳細は "SNTパッケージ活用の手引き"を参照してください。
- X1. Pay attention to the land pattern width (0.25 mm min. / 0.30 mm typ.).
- X2. Do not widen the land pattern to the center of the package (1.96 mm to 2.06mm).
- Caution 1. Do not do silkscreen printing and solder printing under the mold resin of the package.
  - 2. The thickness of the solder resist on the wire pattern under the package should be 0.03 mm or less from the land pattern surface.
  - 3. Match the mask aperture size and aperture position with the land pattern.
  - 4. Refer to "SNT Package User's Guide" for details.
- ※1. 请注意焊盘模式的宽度 (0.25 mm min. / 0.30 mm typ.)。
- ※2. 请勿向封装中间扩展焊盘模式 (1.96 mm~2.06 mm)。
- 注意 1. 请勿在树脂型封装的下面印刷丝网、焊锡。
  - 2. 在封装下、布线上的阻焊膜厚度 (从焊盘模式表面起) 请控制在 0.03 mm 以下。
  - 3. 钢网的开口尺寸和开口位置请与焊盘模式对齐。
  - 4. 详细内容请参阅 "SNT 封装的应用指南"。

No. PH008-A-L-SD-4.1

TITLE	SNT-8A-A -Land Recommendation	
No.	PH008-A-L-SD-4.1	
ANGLE		
UNIT	mm	
ABLIC Inc.		

# **Disclaimers (Handling Precautions)**

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
  - ABLIC Inc. is not responsible for damages caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not responsible for damages caused by the incorrect information described herein.
- 4. Be careful to use the products within their specified ranges. Pay special attention to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
  - ABLIC Inc. is not responsible for damages caused by failures and / or accidents, etc. that occur due to the use of the products outside their specified ranges.
- 5. When using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products must not be used or provided (exported) for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not responsible for any provision (export) to those whose purpose is to develop, manufacture, use or store nuclear, biological or chemical weapons, missiles, or other military use.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses. Do not apply the products to the above listed devices and equipments without prior written permission by ABLIC Inc. Especially, the products cannot be used for life support devices, devices implanted in the human body and devices that directly affect human life, etc.
  - Prior consultation with our sales office is required when considering the above uses.
  - ABLIC Inc. is not responsible for damages caused by unauthorized or unspecified use of our products.
- 9. Semiconductor products may fail or malfunction with some probability.
  - The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
  - The entire system must be sufficiently evaluated and applied on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc.

  The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party without the express permission of ABLIC Inc. is strictly prohibited.
- 14. For more details on the information described herein, contact our sales office.

2.0-2018.01

