

# S-19110JxxH to S-19110RxxH Series

www.ablic.com

AUTOMOTIVE, 105°C OPERATION, 36 V, SENSE-INPUT VOLTAGE DETECTOR WITH DELAY FUNCTION (EXTERNAL DELAY TIME SETTING)

© ABLIC Inc., 2015-2018 Rev.1.4\_00

The S-19110 Series is a high-accuracy voltage detector developed using CMOS technology. The detection voltage and release voltage are fixed internally with an accuracy of  $\pm 2.5\%$ . It operates with current consumption of 600 nA typ.

Apart from the power supply pin, the detection voltage input pin (SENSE pin) is also prepared in the SENSE detection product, so the output is stable even if the SENSE pin falls to 0 V.

The detection signal and release signal can be delayed by setting a capacitor externally, and the detection delay time accuracy is  $\pm 20\%$  ( $C_P = 3.3$  nF, Ta = -40°C to  $\pm 105$ °C), the release delay time accuracy is  $\pm 20\%$  ( $C_P = 3.3$  nF, Ta = -40°C to  $\pm 105$ °C).

The output form is Nch open-drain output.

Caution This product can be used in vehicle equipment and in-vehicle equipment. Before using the product in the purpose, contact to ABLIC Inc. is indispensable.

#### **■** Features

• Detection voltage: J / K / L / M type (VDD detection product): 3.6 V to 4.95 V (0.05 V step)

N / P / Q / R type (SENSE detection product): 3.0 V to 4.95 V (0.05 V step)

• Detection voltage accuracy:  $\pm 3.0\%$  ( $-V_{DET(S)} = 3.0 \text{ V}$  to 4.15 V,  $Ta = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ )

 $\pm 2.5\%$  ( $-V_{DET(S)} = 4.2 \text{ V to } 4.95 \text{ V}$ , Ta =  $-40^{\circ}$ C to  $+105^{\circ}$ C)

• Detection delay time accuracy:  $\pm 20\%$  (C<sub>N</sub> = 3.3 nF, Ta = -40°C to +105°C)

• Release voltage: J / K / L / M type (VDD detection product): 3.8 V to 6.4 V (0.05 V step)

N / P / Q / R type (SENSE detection product): 3.15 V to 6.4 V (0.05 V step)

• Release voltage accuracy:  $\pm 3.0\%$  ( $-V_{DET(S)} = 3.0 \text{ V to } 4.15 \text{ V}$ , Ta =  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $5.0\% \le V_{HYS} \le 20.0\%$ )

 $\pm 3.5\%$  ( $-V_{DET(S)} = 3.0$  V to 4.15 V, Ta =  $-40^{\circ}$ C to  $+105^{\circ}$ C,  $20.0\% < V_{HYS} \le 30.0\%$ )  $\pm 2.5\%$  ( $-V_{DET(S)} = 4.2$  V to 4.95 V. Ta =  $-40^{\circ}$ C to  $+105^{\circ}$ C,  $5.0\% \le V_{HYS} \le 20.0\%$ )  $\pm 3.0\%$  ( $-V_{DET(S)} = 4.2$  V to 4.95 V, Ta =  $-40^{\circ}$ C to  $+105^{\circ}$ C,  $20.0\% < V_{HYS} \le 30.0\%$ )

• Release delay time accuracy:  $\pm 20\%$  (C<sub>P</sub> = 3.3 nF, Ta = -40°C to +105°C)

Current consumption: 600 nA typ.
 Operation voltage range: 1.8 V to 36.0 V

Hysteresis width\*1: "Available" / "unavailable" is selectable.

5.0% to 30.0% (Ta =  $-40^{\circ}$ C to  $+105^{\circ}$ C)

Output form: Nch open-drain output
 Operation temperature range: Ta = -40°C to +105°C

• Lead-free (Sn 100%), halogen-free

Withstand 45 V load dump

AEC-Q100 qualified<sup>\*2</sup>

- \*1. When "available" is selected, the hysteresis width can be set in the range of 5.0% to 30.0%.
- \*2. Contact our sales office for details.

# Applications


- Power supply monitor for microcomputer and reset for CPU
- Automotive battery voltage detection
- For automotive use (related-devices for EV / HEV / PHEV, car body, headlight, ITS, accessory, car navigation system, car audio system, etc.)

#### ■ Package

• SOT-23-6

# **■** Block Diagrams

# 1. S-19110 Series J / K type (VDD detection product)




Function	Status
Voltage detection	VDD detection
Hysteresis width	Available

\*1. Parasitic diode

Figure 1

# 2. S-19110 Series L / M type (VDD detection product)




Function	Status				
Voltage detection	VDD detection				
Hysteresis width	Unavailable				

\*1. Parasitic diode

Figure 2

# 3. S-19110 Series N / P type (SENSE detection product)




Function	Status
Voltage detection	SENSE detection
Hysteresis width	Available

\*1. Parasitic diode

Figure 3

# 4. S-19110 Series Q / R type (SENSE detection product)



Function	Status
Voltage detection	SENSE detection
Hysteresis width	Unavailable

\*1. Parasitic diode

Figure 4

#### ■ AEC-Q100 Qualified


This IC supports AEC-Q100 for operation temperature grade 2. Contact our sales office for details of AEC-Q100 reliability specification.

#### **■ Product Name Structure**

Users can select the product type, detection voltage value and release voltage value for the S-19110 Series.

Refer to "1. Product name" regarding the contents of product name, "2. Function list of product types" regarding the product types and "3. Package" regarding the package drawings.

#### 1. Product name



- \*1. Refer to the tape drawing.
- \*2. Contact our sales office for details on combination of detection voltage value and release voltage value.
- \*3. Refer to "2. Function list of product types".

#### Remark

The difference (hysteresis width) of detection voltage ( $-V_{DET}$ ) and release voltage ( $+V_{DET}$ ) can be set in the range of 5.0% to 30.0%. The detection voltage and release voltage combination can be selected from the A area shown in **Figure 5**.

Example: If  $-V_{DET} = 3.0 \text{ V}$ , the release voltage can be set in the range of 3.15 V to 3.9 V in 50 mV step.




Figure 5 Detection Voltage and Release Voltage Possible Setting Area

#### 2. Function list of product types

Table 1

Product Type	Voltage Detection	Output Logic	Hysteresis Width
J	VDD detection	Active "L"	Available
K	VDD detection	Active "H"	Available
L	VDD detection	Active "L"	Unavailable
M	VDD detection	Active "H"	Unavailable
N	SENSE detection	Active "L"	Available
Р	SENSE detection	Active "H"	Available
Q	SENSE detection	Active "L"	Unavailable
R	SENSE detection	Active "H"	Unavailable

#### 3. Package

**Table 2 Package Drawing Codes** 

Package Name Dimension		Tape	Reel	
SOT-23-6	MP006-A-P-SD	MP006-A-C-SD	MP006-A-R-SD	

# ■ Pin Configurations

# 1. S-19110 Series J / K / L / M type (VDD detection product)

#### 1.1 SOT-23-6

Top view

Figure 6

Table 3

Pin No.	Symbol	Description
1	VDD	Voltage input pin
2	NC <sup>*1</sup>	No connection
3	OUT	Voltage detection output pin
4	CP*2	Connection pin for release delay capacitor
5	VSS	GND pin
6	CN <sup>*3</sup>	Connection pin for detection delay capacitor

\*1. The NC pin is electrically open.

The NC pin can be connected to the VDD pin or the VSS pin.

\*2. Connect a capacitor between the CP pin and the VSS pin.

The release delay time can be adjusted according to the capacitance.

Moreover, the CP pin is available even when it is open.

\*3. Connect a capacitor between the CN pin and the VSS pin.

The detection delay time can be adjusted according to the capacitance.

Moreover, the CN pin is available even when it is open.

## 2. S-19110 Series N / P / Q / R type (SENSE detection product)

#### 2. 1 SOT-23-6

Top view



Figure 7

	Ī	a	b	le	4
--	---	---	---	----	---

Pin No.	Symbol	Description			
1	VDD	Voltage input pin			
2	SENSE	Detection voltage input pin			
3	OUT	Voltage detection output pin			
4	CP*1	Connection pin for release delay capacitor			
5	VSS	GND pin			
6	CN <sup>*2</sup>	Connection pin for detection delay capacitor			

\*1. Connect a capacitor between the CP pin and the VSS pin.

The release delay time can be adjusted according to the capacitance.

Moreover, the CP pin is available even when it is open.

\*2. Connect a capacitor between the CN pin and the VSS pin.

The detection delay time can be adjusted according to the capacitance.

Moreover, the CN pin is available even when it is open.

# ■ Absolute Maximum Ratings

Table 5

(Ta = -40°C to +105°C unless otherwise specified)

Item	Symbol	Absolute Maximum Rating	Unit
Power supply voltage	$V_{DD} - V_{SS}$	$V_{SS} - 0.3$ to $V_{SS} + 45$	V
SENSE pin input voltage	V <sub>SENSE</sub>	$V_{SS}-0.3$ to $V_{SS}+45$	V
CP pin input voltage	$V_{CP}$	$V_{SS}-0.3$ to $V_{DD}+0.3 \le V_{SS}+7.0$	V
CN pin input voltage	V <sub>CN</sub>	$V_{SS}-0.3$ to $V_{DD}+0.3 \le V_{SS}+7.0$	V
Output voltage	V <sub>OUT</sub>	$V_{SS}-0.3$ to $V_{SS}+45$	V
Output current	lout	25	mA
Operation ambient temperature	T <sub>opr</sub>	-40 to +105	°C
Storage temperature	T <sub>stg</sub>	-40 to +150	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

#### ■ Thermal Resistance Value

Table 6

		1		Min.			
Item	Symbol	Cond	Condition		Тур.	Max.	Unit
Junction-to-ambient thermal resistance*1	$\theta_{JA}$	SOT-23-6	Board A	ı	159	1	°C/W
			Board B	ı	124	l	°C/W
			Board C	ı	1	1	°C/W
			Board D	_	_	_	°C/W
			Board E	_	_	-	°C/W

<sup>\*1.</sup> Test environment: compliance with JEDEC STANDARD JESD51-2A

**Remark** Refer to "■ **Power Dissipation**" and "**Test Board**" for details.

#### **■** Electrical Characteristics

#### 1. VDD detection product

Table 7

(Ta = -40°C to +105°C unless otherwise specified)

		(Ta = −4				15°C unie	ss otnerv	rise sp	ecinea)
Item	Symbol	Condition			Min.	Тур.	Max.	Unit	Test Circuit
Detection voltage*1		$3.6 \text{ V} \le -V_{DET(S)} \le 4.15 \text{ V}$			$-V_{DET(S)} \\ \times 0.970$	-V <sub>DET(S)</sub>	$-V_{DET(S)} \\ \times 1.030$	٧	1
Detection voltage	-V <sub>DET</sub>	$4.2 \text{ V} \leq -\text{V}_{\text{DET(S)}} \leq 4.$	.95 V		$-V_{DET(S)} \\ \times 0.975$	-V <sub>DET(S)</sub>	$-V_{DET(S)} \times 1.025$	V	1
		J / K type		$3.6 \text{ V} \le -\text{V}_{\text{DET(S)}} \le 4.15 \text{ V}$	$+V_{DET(S)} \times 0.970$	+V <sub>DET(S)</sub>	+V <sub>DET(S)</sub> × 1.030	٧	1
		$5.0\% \le V_{HYS} \le 20.09$	% <sup>*3</sup>	$4.2 \text{ V} \le -V_{DET(S)} \le 4.95 \text{ V}$	$+V_{DET(S)} \times 0.975$	+V <sub>DET(S)</sub>	+V <sub>DET(S)</sub> × 1.025	٧	1
Release voltage <sup>*2</sup>	/	J / K type		$3.6 \text{ V} \le -\text{V}_{\text{DET(S)}} \le 4.15 \text{ V}$	$+V_{DET(S)} \times 0.965$	+V <sub>DET(S)</sub>	+V <sub>DET(S)</sub> × 1.035	٧	1
Release voltage	+V <sub>DET</sub>	$20.0\% < V_{HYS} \le 30.0$	0% <sup>*3</sup>	$4.2 \text{ V} \le -V_{DET(S)} \le 4.95 \text{ V}$	$+V_{DET(S)} \times 0.970$	+V <sub>DET(S)</sub>	+V <sub>DET(S)</sub> × 1.030	٧	1
		L / M type V <sub>HYS</sub> = 0% <sup>*4</sup>		$3.6 \text{ V} \le -\text{V}_{\text{DET(S)}} \le 4.15 \text{ V}$	$-V_{DET(S)} \\ \times 0.970$	-V <sub>DET(S)</sub>	$-V_{DET(S)} \times 1.030$	٧	_
				$4.2 \text{ V} \le -V_{DET(S)} \le 4.95 \text{ V}$	$-V_{DET(S)} \\ \times 0.975$	-V <sub>DET(S)</sub>	$-V_{DET(S)} \times 1.025$	٧	_
Current consumption		J/K/L/M type $V_{DD} = -V_{DET} - 0.1 V$ J/K type $V_{DD} = +V_{DET} + 0.1 V$			-	0.60	1.60	μΑ	2
Current consumption	I <sub>SS</sub>				_	0.60	1.60	μΑ	2
Operation voltage	$V_{DD}$	_			1.8	_	36.0	V	1
Output current	I <sub>OUT</sub>	Output transistor Nch	$V_{DD}$	= 2.9 V, Active "L"	0.33	_	_	mA	3
	001	$V_{DS}^{*5} = 0.05 \text{ V}$	$V_{\text{DD}}$	= 6.9 V, Active "H"	0.50	_	_	mΑ	3
		Output transistor	$V_{DD} = 30.0 \text{ V}, V_{OUT} = 30.0 \text{ V},$		_	_	2.0	μΑ	3
Leakage current	I <sub>LEAK</sub>	Nch $V_{DD} = 2.9 \text{ V}, V_{OUT} = 30.0 \text{ V},$ Active "H"		-	-	2.0	μΑ	3	
Detection delay time*6	t <sub>RESET</sub>	$C_N = 3.3 \text{ nF}$			8.0	10.0	12.0	ms	4
		$J/K$ type <sup>*7</sup> $C_P = 3.3$ nF			8.0	10.0	12.0	ms	4
Release delay time	t <sub>DELAY</sub>	L / M type <sup>*8</sup> C <sub>P</sub> = 3.3 nF			8.0	10.0	12.0	ms	4
CP pin discharge ON resistance	R <sub>CP</sub>	$V_{DD} = 6.9 \text{ V}, V_{CP} = 0.5 \text{ V}$			0.52	ı	1.97	kΩ	_
CN pin discharge ON resistance	R <sub>CN</sub>	$V_{DD} = 2.9 \text{ V}, V_{CN} = 0$	0.5 V		1.0	-	4.24	kΩ	_

<sup>\*1. -</sup>V<sub>DET</sub>: Actual detection voltage value, -V<sub>DET(S)</sub>: Set detection voltage value

<sup>\*2. +</sup>V<sub>DET</sub>: Actual release voltage value, +V<sub>DET(S)</sub>: Set release voltage value

<sup>\*3.</sup> Although the hysteresis width can be set in the range of 5.0% to 30.0%, the release voltage accuracy differs when the setting range exceeds 20.0%.

**<sup>\*4.</sup>** The hysteresis width is "unavailable", so release voltage = detection voltage.

<sup>\*5.</sup> V<sub>DS</sub>: Drain-to-source voltage of the output transistor

<sup>\*6.</sup> The time period from when the pulse voltage of  $-V_{DET(S)} + 0.5 \text{ V} \rightarrow -V_{DET(S)} - 0.5 \text{ V}$  is applied to the VDD pin to when  $V_{OUT}$  reaches  $V_{DD}$  / 2, after the power supply voltage ( $V_{DD}$ ) reaches the release voltage once.

<sup>\*7.</sup> The time period from when the pulse voltage of  $+V_{DET(S)} - 0.5 \text{ V} \rightarrow +V_{DET(S)} + 0.5 \text{ V}$  is applied to the VDD pin to when  $V_{OUT}$  reaches  $V_{DD}$  / 2.

<sup>\*8.</sup> The time period from when the pulse voltage of  $-V_{DET(S)} - 0.5 \text{ V} \rightarrow -V_{DET(S)} + 0.5 \text{ V}$  is applied to the VDD pin to when  $V_{OUT}$  reaches  $V_{DD}$  / 2

#### 2. SENSE detection product

Table 8

 $(Ta = -40^{\circ}C \text{ to } +105^{\circ}C \text{ unless otherwise specified})$ 

	1			(1a = -40	J C 10 +1	00 0 0			
Item	Symbol	Condition			Min.	Тур.	Max.	Unit	Test Circuit
Detection voltage*1 -	-V <sub>DET</sub>	V <sub>DD</sub> = 16.0 V		$3.0 \text{ V} \le -V_{\text{DET(S)}} \le 4.15 \text{ V}$	$\begin{array}{c} -V_{\text{DET(S)}} \\ \times \ 0.970 \end{array}$	-V <sub>DET(S)</sub>	$\begin{array}{c} -V_{\text{DET(S)}} \\ \times \ 1.030 \end{array}$	V	1
Detection voltage	- A DE I			$4.2 \text{ V} \le -V_{\text{DET(S)}} \le 4.95 \text{ V}$	$\begin{array}{c} -V_{\text{DET(S)}} \\ \times \ 0.975 \end{array}$	-V <sub>DET(S)</sub>	-V <sub>DET(S)</sub> × 1.025	V	1
		N / P type $V_{DD} = 16.0 \text{ V}$ $5.0\% \le V_{HYS} \le 20.0\%^{*3}$		$3.0 \text{ V} \le -V_{\text{DET(S)}} \le 4.15 \text{ V}$	+V <sub>DET(S)</sub> × 0.970	+V <sub>DET(S)</sub>	+V <sub>DET(S)</sub> × 1.030	V	1
				$4.2 \text{ V} \leq -\text{V}_{\text{DET(S)}} \leq 4.95 \text{ V}$	+V <sub>DET(S)</sub> × 0.975	+V <sub>DET(S)</sub>	+V <sub>DET(S)</sub> × 1.025	V	1
Release voltage*2	+V <sub>DET</sub>	N / P type $V_{DD} = 16.0 \text{ V}$ $20.0\% < V_{HYS} \le 30.0\%^{*3}$		$3.0 \text{ V} \le -\text{V}_{\text{DET(S)}} \le 4.15 \text{ V}$	+V <sub>DET(S)</sub> × 0.965	+V <sub>DET(S)</sub>	+V <sub>DET(S)</sub> × 1.035	V	1
Release voltage	+ A DE I			$4.2 \text{ V} \le -V_{\text{DET(S)}} \le 4.95 \text{ V}$	+V <sub>DET(S)</sub> × 0.970	+V <sub>DET(S)</sub>	+V <sub>DET(S)</sub> × 1.030	V	1
		Q / R type V <sub>DD</sub> = 16.0 V V <sub>HYS</sub> = 0% <sup>*4</sup>		$3.0 \text{ V} \le -V_{\text{DET(S)}} \le 4.15 \text{ V}$	$\begin{array}{c} -V_{\text{DET(S)}} \\ \times \ 0.970 \end{array}$	-V <sub>DET(S)</sub>	-V <sub>DET(S)</sub> × 1.030	V	1
				$4.2 \text{ V} \le -V_{\text{DET(S)}} \le 4.95 \text{ V}$	$\begin{array}{c} -V_{\text{DET(S)}} \\ \times \ 0.975 \end{array}$	-V <sub>DET(S)</sub>	-V <sub>DET(S)</sub> × 1.025	V	1
Current consumption*5	I <sub>SS</sub>	N / P / Q / R type $V_{DD} = 16.0 \text{ V}, V_{SENSE} = -V_{DET} - 0.1 \text{ V}$		-	0.55	1.55	μΑ	2	
Current consumption		N / P type $V_{DD} = 16.0 \text{ V}, V_{SEN}$	<sub>SE</sub> = +\	V <sub>DET</sub> + 0.1 V	-	0.55	1.55	μΑ	2
Operation voltage	$V_{DD}$	_		3.0	_	36.0	V	1	
Output current		Output transistor		= 5.0 V, V <sub>SENSE</sub> = 2.9 V, e "L"	0.5	_	-	mA	3
Output current I <sub>OUT</sub>		$V_{DS}^{*6} = 0.05 \text{ V}$	Activ		0.5	_	-	mA	3
Leakage current	I <sub>LEAK</sub>	Output transistor Nch	V <sub>SENS</sub> Activ		_	-	2.0	μА	3
				= $30.0 \text{ V}, \text{ V}_{\text{OUT}} = 30.0 \text{ V},$ $_{\text{BE}} = 2.9 \text{ V},$ $_{\text{B}} = \text{ "H"}$	_	-	2.0	μА	3
Detection delay time*7	t <sub>RESET</sub>	$C_N = 3.3 \text{ nF}$		8.0	10.0	12.0	ms	4	
Dalasas dalas da		$N / P \text{ type}^{*8}, C_P = 3.3 \text{ nF}$		8.0	10.0	12.0	ms	4	
Release delay time	t <sub>DELAY</sub>	$Q/R$ type $^{\star 9}$ , $C_P = 3.3$ nF		8.0	10.0	12.0	ms	4	
SENSE pin resistance	R <sub>SENSE</sub>	_		9.0	_	275	МΩ	_	
CP pin discharge ON resistance	R <sub>CP</sub>	$V_{DD} = 3.0 \text{ V}, V_{SENSE} = 6.9 \text{ V}, V_{CP} = 0.5 \text{ V}$			0.72	_	3.68	kΩ	_
CN pin discharge ON resistance	R <sub>CN</sub>	$V_{DD} = 3.0 \text{ V}, V_{SENSE} = 2.9 \text{ V}, V_{CN} = 0.5 \text{ V}$			0.72	_	3.68	kΩ	_

<sup>\*1. -</sup>V<sub>DET</sub>: Actual detection voltage value, -V<sub>DET(S)</sub>: Set detection voltage value

<sup>\*2. +</sup>V<sub>DET</sub>: Actual release voltage value, +V<sub>DET(S)</sub>: Set release voltage value

<sup>\*3.</sup> Although the hysteresis width can be set in the range of 5.0% to 30.0%, the release voltage accuracy differs when the setting range exceeds 20.0%.

<sup>\*4.</sup> The hysteresis width is "unavailable", so release voltage = detection voltage.

<sup>\*5.</sup> The current flowing through the SENSE pin resistance is not included.

**<sup>\*6.</sup>** V<sub>DS</sub>: Drain-to-source voltage of the output transistor

<sup>\*7.</sup> The time period from when the pulse voltage of  $-V_{DET(S)} + 0.5 \text{ V} \rightarrow -V_{DET(S)} - 0.5 \text{ V}$  is applied to the SENSE pin to when  $V_{OUT}$  reaches  $V_{DD}$  / 2, after voltage of 16.0 V is applied to the VDD pin and the SENSE pin input voltage ( $V_{SENSE}$ ) reaches the release voltage once.

<sup>\*8.</sup> The time period from when voltage of 16.0 V is applied to the VDD pin and the pulse voltage of  $+V_{DET(S)} - 0.5 \text{ V} \rightarrow +V_{DET(S)} + 0.5 \text{ V}$  is applied to the SENSE pin to when  $V_{OUT}$  reaches  $V_{DD}$  / 2.

<sup>\*9.</sup> The time period from when voltage of 16.0 V is applied to the VDD pin and the pulse voltage of  $-V_{DET(S)} - 0.5 \text{ V} \rightarrow -V_{DET(S)} + 0.5 \text{ V}$  is applied to the SENSE pin to when  $V_{OUT}$  reaches  $V_{DD}$  / 2.

#### **■ Test Circuits**




Figure 8 Test Circuit 1 (VDD Detection Product)




Figure 9 Test Circuit 1 (SENSE Detection Product)




Figure 10 Test Circuit 2 (VDD Detection Product)




Figure 11 Test Circuit 2 (SENSE Detection Product)




Figure 12 Test Circuit 3 (VDD Detection Product)




Figure 13 Test Circuit 3 (SENSE Detection Product)




Figure 14 Test Circuit 4 (VDD Detection Product)





Figure 15 Test Circuit 4 (SENSE Detection Product)

#### ■ Standard Circuits


#### 1. VDD detection product



- \*1. The delay capacitor (C<sub>P</sub>) should be connected directly to the CP pin and the VSS pin.
- \*2. The delay capacitor (C<sub>N</sub>) should be connected directly to the CN pin and the VSS pin.

Figure 16

#### 2. SENSE detection product



- \*1. The delay capacitor (C<sub>P</sub>) should be connected directly to the CP pin and the VSS pin.
- \*2. The delay capacitor (C<sub>N</sub>) should be connected directly to the CN pin and the VSS pin.

Figure 17

Caution The above connection diagrams and constants will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constants.

#### **■** Explanation of Terms

#### 1. Detection voltage (–V<sub>DET</sub>)

The detection voltage is a voltage at which the output in **Figure 22** or **Figure 23** turns to "H" for active "H", and "L" for active "L" (VDD detection product:  $V_{DD}$ , SENSE detection product:  $V_{SENSE}$ ). The detection voltage varies slightly among products of the same specification. The variation of detection voltage between the specified minimum ( $-V_{DET}$  min.) and the maximum ( $-V_{DET}$  max.) is called the detection voltage range (Refer to **Figure 18**, **Figure 20**).

Example: In  $-V_{DET} = 3.0 \text{ V}$  product, the detection voltage is either one in the range of 2.910 V  $\leq -V_{DET} \leq 3.090 \text{ V}$ . This means that some  $-V_{DET} = 3.0 \text{ V}$  product have  $-V_{DET} = 2.910 \text{ V}$  and some have  $-V_{DET} = 3.090 \text{ V}$ .

#### 2. Release voltage (+V<sub>DET</sub>)

The release voltage is a voltage at which the output in **Figure 22** or **Figure 23** turns to "L" for active "H", and "H" for active "L" (VDD detection product: V<sub>DD</sub>, SENSE detection product: V<sub>SENSE</sub>).

The difference of detection voltage and release voltage can be set in the range of 5.0% to 30.0% (Refer to "Figure 5 Detection Voltage and Release Voltage Possible Setting Area").

The release voltage varies slightly among products of the same specification. The variation of release voltage between the specified minimum ( $+V_{DET}$  min.) and the maximum ( $+V_{DET}$  max.) is called the release voltage range (Refer to **Figure 19**, **Figure 21**).

Release voltage accuracy is  $\pm 2.5\%$  ( $-V_{DET(S)} = 4.2$  V to 4.95 V) or  $\pm 3.0\%$  ( $-V_{DET(S)} = 3.0$  V to 4.15 V) when hysteresis width = 5.0% to 20.0%,  $\pm 3.0\%$  ( $-V_{DET(S)} = 4.2$  V to 4.95 V) or  $\pm 3.5\%$  ( $-V_{DET(S)} = 3.0$  V to 4.15 V) when hysteresis width = 20.0% to 30.0%.

In the S-19110 Series L / M / Q / R type, the release voltage ( $+V_{DET}$ ) is the same value as the actual detection voltage ( $-V_{DET}$ ) of a product.

- Example 1: For  $-V_{DET} = 4.0 \text{ V}$ ,  $+V_{DET} = 4.4 \text{ V}$  (hysteresis width = 10.0%), the release voltage is either one in the range of  $4.268 \text{ V} \le +V_{DET} \le 4.532 \text{ V}$ .

  This means that some  $-V_{DET} = 4.0 \text{ V}$ ,  $+V_{DET} = 4.4 \text{ V}$  product have  $+V_{DET} = 4.268 \text{ V}$  and some have  $+V_{DET} = 4.532 \text{ V}$ .
- Example 2: For  $-V_{DET} = 4.0 \text{ V}$ ,  $+V_{DET} = 5.2 \text{ V}$  (hysteresis width = 30.0%), the release voltage is either one in the range of 5.018 V  $\leq$  +V<sub>DET</sub>  $\leq$  5.382 V. This means that some  $-V_{DET} = 4.0 \text{ V}$ ,  $+V_{DET} = 5.2 \text{ V}$  product have  $+V_{DET} = 5.018 \text{ V}$  and some have  $+V_{DET} = 5.382 \text{ V}$ .




Figure 18 Detection Voltage (VDD Detection Product)

Figure 19 Release Voltage (VDD Detection Product)




Figure 22 Test Circuit of Detection Voltage and Release Voltage (VDD Detection Product)

Figure 23 Test Circuit of Detection Voltage and Release Voltage (SENSE Detection Product)

#### 3. Hysteresis width (V<sub>HYS</sub>)

The hysteresis width is the voltage difference between the detection voltage and the release voltage (the voltage at point B – the voltage at point A =  $V_{HYS}$  in **Figure 25**, **Figure 27**, **Figure 33** and **Figure 35**). Setting the hysteresis width between the detection voltage and the release voltage, prevents malfunction caused by noise on the input voltage.

#### 4. Feed-through current


The feed-through current is a current that flows instantaneously to the VDD pin at the time of detection and release of a voltage detector.

## ■ Operation

## 1. Basic operation


#### 1. 1 S-19110 Series J type

- (1) When the power supply voltage ( $V_{DD}$ ) is the release voltage ( $+V_{DET}$ ) or higher, the Nch transistor is turned off to output  $V_{DD}$  ("H") when the output is pulled up.
  - Since the Nch transistor (N1) is turned off, the input voltage to the comparator is  $\frac{(R_B + R_C) \cdot V_{DD}}{R_A + R_B + R_C}$ .
- (2) Even if  $V_{DD}$  decreases to  $+V_{DET}$  or lower,  $V_{DD}$  is output when  $V_{DD}$  is higher than the detection voltage ( $-V_{DET}$ ). When  $V_{DD}$  decreases to  $-V_{DET}$  or lower (point A in **Figure 25**), the Nch transistor is turned on. And then  $V_{SS}$  ("L") is output from the OUT pin after the elapse of the detection delay time ( $t_{RESET}$ ).
  - At this time, N1 is turned on, and the input voltage to the comparator is  $\frac{R_B \bullet V_{DD}}{R_A + R_B}$ .
- (3) The output is unstable when  $V_{DD}$  decreases to the IC's minimum operation voltage or lower.  $V_{DD}$  is output when the output is pulled up.
- (4)  $V_{SS}$  is output by increasing  $V_{DD}$  to the minimum operation voltage or higher. Even if  $V_{DD}$  exceeds  $-V_{DET}$ ,  $V_{SS}$  is output when  $V_{DD}$  is lower than  $+V_{DET}$ .
- (5) When  $V_{DD}$  increases to  $+V_{DET}$  or higher (point B in **Figure 25**), the Nch transistor is turned off. And then  $V_{DD}$  is output from the OUT pin after the elapse of the release delay time ( $t_{DELAY}$ ) when the output is pulled up.



\*1. Parasitic diode

Figure 24 Operation of S-19110 Series J Type




**Remark** When V<sub>DD</sub> is the minimum operation voltage or lower, the output voltage from the OUT pin is unstable in the shaded area.

Figure 25 Timing Chart of S-19110 Series J Type ABLIC Inc.


#### 1. 2 S-19110 Series K type

- (1) When the power supply voltage ( $V_{DD}$ ) is the release voltage ( $+V_{DET}$ ) or higher, the Nch transistor is turned on to output  $V_{SS}$  ("L").
  - Since the Nch transistor (N1) is turned off, the input voltage to the comparator is  $\frac{(R_B + R_C) \bullet V_{DD}}{R_A + R_B + R_C}.$
- (2) Even if  $V_{DD}$  decreases to  $+V_{DET}$  or lower,  $V_{SS}$  is output when  $V_{DD}$  is higher than the detection voltage ( $-V_{DET}$ ). When  $V_{DD}$  decreases to  $-V_{DET}$  or lower (point A in **Figure 27**), the Nch transistor is turned off. And then  $V_{DD}$  ("H") is output from the OUT pin after the elapse of the detection delay time ( $t_{RESET}$ ).
  - At this time, N1 is turned on, and the input voltage to the comparator is  $\frac{R_B \bullet V_{DD}}{R_A + R_B}$ .
- (3) The output is unstable when  $V_{DD}$  decreases to the IC's minimum operation voltage or lower.  $V_{DD}$  is output when the output is pulled up.
- (4)  $V_{DD}$  is output by increasing  $V_{DD}$  to the minimum operation voltage or higher. Even if  $V_{DD}$  exceeds  $-V_{DET}$ ,  $V_{DD}$  is output when  $V_{DD}$  is lower than  $+V_{DET}$ .
- (5) When  $V_{DD}$  increases to  $+V_{DET}$  or higher (point B in **Figure 27**), the Nch transistor is turned on. And then  $V_{SS}$  is output from the OUT pin after the elapse of the release delay time ( $t_{DELAY}$ ).



#### \*1. Parasitic diode

Figure 26 Operation of S-19110 Series K Type




**Remark** When  $V_{DD}$  is the minimum operation voltage or lower, the output voltage from the OUT pin is unstable in the shaded area.

Figure 27 Timing Chart of S-19110 Series K Type


#### 1. 3 S-19110 Series L type

- (1) When the power supply voltage ( $V_{DD}$ ) is the release voltage ( $+V_{DET}$ ) or higher, the Nch transistor is turned off to output  $V_{DD}$  ("H") when the output is pulled up.
  - At this time, the input voltage to the comparator is  $\frac{(R_B+R_C) \bullet V_{DD}}{R_A+R_B+R_C}.$
- (2) When V<sub>DD</sub> decreases to the detection voltage (–V<sub>DET</sub>) or lower (point A in **Figure 29**), the Nch transistor is turned on. And then V<sub>SS</sub> ("L") is output from the OUT pin after the elapse of the detection delay time (t<sub>RESET</sub>).
- (3) The output is unstable when  $V_{DD}$  decreases to the IC's minimum operation voltage or lower.  $V_{DD}$  is output when the output is pulled up.
- (4)  $V_{SS}$  is output by increasing  $V_{DD}$  to the minimum operation voltage or higher.
- (5) When  $V_{DD}$  increases to  $+V_{DET}$  or higher (point B in **Figure 29**), the Nch transistor is turned off. And then  $V_{DD}$  is output from the OUT pin after the elapse of the release delay time ( $t_{DELAY}$ ) when the output is pulled up.



#### \*1. Parasitic diode

Figure 28 Operation of S-19110 Series L Type




- **Remark 1.** When V<sub>DD</sub> is the minimum operation voltage or lower, the output voltage from the OUT pin is unstable in the shaded area.
  - 2. The release voltage is set to the same value as the detection voltage, since there is no hysteresis width.

Figure 29 Timing Chart of S-19110 Series L Type


#### 1. 4 S-19110 Series M type

- (1) When the power supply voltage ( $V_{DD}$ ) is the release voltage ( $+V_{DET}$ ) or higher, the Nch transistor is turned on to output  $V_{SS}$  ("L").
  - At this time, the input voltage to the comparator is  $\frac{(R_B + R_C) \bullet V_{DD}}{R_A + R_B + R_C}$ .
- (2) When  $V_{DD}$  decreases to the detection voltage ( $-V_{DET}$ ) or lower (point A in **Figure 31**), the Nch transistor is turned off. And then  $V_{DD}$  ("H") is output from the OUT pin after the elapse of the detection delay time ( $t_{RESET}$ ) when the output is pulled up.
- (3) The output is unstable when  $V_{DD}$  decreases to the IC's minimum operation voltage or lower.  $V_{DD}$  is output when the output is pulled up.
- (4)  $V_{DD}$  is output by increasing  $V_{DD}$  to the minimum operation voltage or higher.
- (5) When  $V_{DD}$  increases to  $+V_{DET}$  or higher (point B in **Figure 31**), the Nch transistor is turned on. And then  $V_{SS}$  is output from the OUT pin after the elapse of the release delay time ( $t_{DELAY}$ ).



\*1. Parasitic diode

Figure 30 Operation of S-19110 Series M Type



- **Remark 1.** When V<sub>DD</sub> is the minimum operation voltage or lower, the output voltage from the OUT pin is unstable in the shaded area.
  - 2. The release voltage is set to the same value as the detection voltage, since there is no hysteresis width.

Figure 31 Timing Chart of S-19110 Series M Type

#### 1. 5 S-19110 Series N type

(1) When the power supply voltage (V<sub>DD</sub>) is the minimum operation voltage or higher, and the SENSE pin voltage (V<sub>SENSE</sub>) is the release voltage (+V<sub>DET</sub>) or higher, the Nch transistor is turned off to output V<sub>DD</sub> ("H") when the output is pulled up.


Since the Nch transistor (N1) is turned off, the input voltage to the comparator is  $\frac{(R_B + R_C) \bullet V_{SENSE}}{R_A + R_B + R_C}.$ 

(2) Even if  $V_{SENSE}$  decreases to  $+V_{DET}$  or lower,  $V_{DD}$  is output when  $V_{SENSE}$  is higher than the detection voltage  $(-V_{DET})$ .

When  $V_{SENSE}$  decreases to  $-V_{DET}$  or lower (point A in **Figure 33**), the Nch transistor is turned on. And then  $V_{SS}$  ("L") is output from the OUT pin after the elapse of the detection delay time ( $t_{RESET}$ ).

At this time, N1 is turned on, and the input voltage to the comparator is  $\frac{R_B \bullet V_{SENSE}}{R_A + R_B}$ .

- (3) Even if  $V_{SENSE}$  further decreases to the IC's minimum operation voltage or lower, the output from the OUT pin is stable when  $V_{DD}$  is minimum operation voltage or higher.
- (4) Even if  $V_{SENSE}$  exceeds  $-V_{DET}$ ,  $V_{SS}$  is output when  $V_{SENSE}$  is lower than  $+V_{DET}$ .
- (5) When  $V_{SENSE}$  increases to  $+V_{DET}$  or higher (point B in **Figure 33**), the Nch transistor is turned off. And then  $V_{DD}$  is output from the OUT pin after the elapse of the release delay time ( $t_{DELAY}$ ) when the output is pulled up.



\*1. Parasitic diode

Figure 32 Operation of S-19110 Series N Type




Figure 33 Timing Chart of S-19110 Series N Type

#### 1. 6 S-19110 Series P type

- (1) When the power supply voltage  $(V_{DD})$  is the minimum operation voltage or higher, and the SENSE pin voltage  $(V_{SENSE})$  is the release voltage  $(+V_{DET})$  or higher, the Nch transistor is turned on to output  $V_{SS}$  ("L").
  - Since the Nch transistor (N1) is turned off, the input voltage to the comparator is  $\frac{(R_B + R_C) \bullet V_{SENSE}}{R_A + R_B + R_C}.$
- (2) Even if  $V_{SENSE}$  decreases to  $+V_{DET}$  or lower,  $V_{SS}$  is output when  $V_{SENSE}$  is higher than the detection voltage  $(-V_{DET})$ .
  - When  $V_{SENSE}$  decreases to  $-V_{DET}$  or lower (point A in **Figure 35**), the Nch transistor is turned off. And then  $V_{DD}$  ("H") is output from the OUT pin after the elapse of the detection delay time ( $t_{RESET}$ ) when the output is pulled up.
  - At this time, N1 is turned on, and the input voltage to the comparator is  $\frac{R_B \bullet V_{SENSE}}{R_A + R_B}$ .
- (3) Even if V<sub>SENSE</sub> further decreases to the IC's minimum operation voltage or lower, the output from the OUT pin is stable when V<sub>DD</sub> is minimum operation voltage or higher.
- (4) Even if  $V_{SENSE}$  exceeds  $-V_{DET}$ ,  $V_{DD}$  is output when  $V_{SENSE}$  is lower than  $+V_{DET}$ .
- (5) When V<sub>SENSE</sub> increases to +V<sub>DET</sub> or higher (point B in **Figure 35**), the Nch transistor is turned on. And then V<sub>SS</sub> is output from the OUT pin after the elapse of the release delay time (t<sub>DELAY</sub>).




Figure 34 Operation of S-19110 Series P Type




Figure 35 Timing Chart of S-19110 Series P Type

#### 1. 7 S-19110 Series Q type

(1) When the power supply voltage (V<sub>DD</sub>) is the minimum operation voltage or higher, and the SENSE pin voltage (V<sub>SENSE</sub>) is the release voltage (+V<sub>DET</sub>) or higher, the Nch transistor is turned off to output V<sub>DD</sub> ("H") when the output is pulled up.

At this time, the input voltage to the comparator is  $\frac{(R_B+R_C) \bullet V_{SENSE}}{R_A+R_B+R_C}.$ 

- (2) When V<sub>SENSE</sub> decreases to the detection voltage (-V<sub>DET</sub>) or lower (point A in **Figure 37**), the Nch transistor is turned on. And then V<sub>SS</sub> ("L") is output from the OUT pin after the elapse of the detection delay time (t<sub>RESET</sub>).
- (3) Even if  $V_{SENSE}$  further decreases to the IC's minimum operation voltage or lower, the output from the OUT pin is stable when  $V_{DD}$  is minimum operation voltage or higher.
- (4) Even if  $V_{SENSE}$  increases,  $V_{SS}$  is output when  $V_{SENSE}$  is lower than  $+V_{DET}$ .
- (5) When  $V_{SENSE}$  increases to  $+V_{DET}$  or higher (point B in **Figure 37**), the Nch transistor is turned off. And then  $V_{DD}$  is output from the OUT pin after the elapse of the release delay time ( $t_{DELAY}$ ) when the output is pulled up.





Figure 36 Operation of S-19110 Series Q Type




Remark The release voltage is set to the same value as the detection voltage, since there is no hysteresis width.

Figure 37 Timing Chart of S-19110 Series Q Type


#### 1. 8 S-19110 Series R type

- (1) When the power supply voltage (V<sub>DD</sub>) is the minimum operation voltage or higher, and the SENSE pin voltage (V<sub>SENSE</sub>) is the release voltage (+V<sub>DET</sub>) or higher, the Nch transistor is turned on to output V<sub>SS</sub> ("L").
  - At this time, the input voltage to the comparator is  $\frac{(R_B + R_C) \bullet V_{SENSE}}{R_A + R_B + R_C}$ .
- (2) When  $V_{SENSE}$  decreases to the detection voltage ( $-V_{DET}$ ) or lower (point A in **Figure 39**), the Nch transistor is turned off. And then  $V_{DD}$  ("H") is output from the OUT pin after the elapse of the detection delay time ( $t_{RESET}$ ) when the output is pulled up.
- (3) Even if  $V_{SENSE}$  further decreases to the IC's minimum operation voltage or lower, the output from the OUT pin is stable when  $V_{DD}$  is minimum operation voltage or higher.
- (4) Even if  $V_{SENSE}$  increases,  $V_{DD}$  is output when  $V_{SENSE}$  is lower than  $+V_{DET}$ .
- (5) When  $V_{SENSE}$  increases to  $+V_{DET}$  or higher (point B in **Figure 39**), the Nch transistor is turned on. And then  $V_{SS}$  is output from the OUT pin after the elapse of the release delay time ( $t_{DELAY}$ ).



\*1. Parasitic diode

Figure 38 Operation of S-19110 Series R Type



Remark The release voltage is set to the same value as the detection voltage, since there is no hysteresis width.

Figure 39 Timing Chart of S-19110 Series R Type

#### 2. Delay circuit

The delay circuit has a function that adjusts the detection delay time ( $t_{RESET}$ ) from when the power supply voltage ( $V_{DD}$ ) or SENSE pin voltage ( $V_{SENSE}$ ) reaches the detection voltage ( $-V_{DET}$ ) or lower to when the output from OUT pin inverts.

It also has a function that adjusts the release delay time ( $t_{DELAY}$ ) from when the power supply voltage ( $V_{DD}$ ) or SENSE pin voltage ( $V_{SENSE}$ ) reaches the release voltage ( $V_{DET}$ ) to when the output from OUT pin inverts.

 $t_{RESET}$  is determined by the delay coefficient, the delay capacitor ( $C_N$ ) and the detection delay time when the CN pin is open ( $t_{RESET0}$ ), and the  $t_{DELAY}$  is determined by the delay coefficient, the delay capacitor ( $C_P$ ) and the release delay time when the CP pin is open ( $t_{DELAY0}$ ). They are calculated by the equations below.

 $t_{RESET}$  [ms] = Delay coefficient  $\times$  C<sub>N</sub> [nF] +  $t_{RESET0}$  [ms]  $t_{DELAY}$  [ms] = Delay coefficient  $\times$  C<sub>P</sub> [nF] +  $t_{DELAY0}$  [ms]

Table 9

Operation	Delay Coefficient					
Temperature	Min. Typ. Max.					
Ta = +105°C	2.41	2.85	3.32			
Ta = +25°C	2.41	2.86	3.30			
Ta = -40°C	2.40	2.83	3.25			

Table 10

Operation	Detection Delay Time	Release Delay Time
Temperature	when CN Pin is Open (t <sub>RESET0</sub> )  Typ.	when CP Pin is Open (t <sub>DELAY0</sub> )  Typ.
$Ta = -40^{\circ}C \text{ to } +105^{\circ}C$	0.35 ms	0.35 ms

- Caution 1. Mounted board layout should be made in such a way that no current flows into or flows from the CN pin or CP pin since the impedance of the CN pin and CP pin are high, otherwise correct delay time cannot be provided.
  - There is no limit for the capacitance of C<sub>N</sub> and C<sub>P</sub> as long as the leakage current of the capacitor can be ignored against the built-in constant current value (approximately 300 nA).
     The leakage current may cause error in delay time. When the leakage current is larger than the built-in constant current, no detect or release takes place.
  - The above equations will not guarantee successful operation. Determine the capacitance of C<sub>N</sub> and C<sub>P</sub> through thorough evaluation including temperature characteristics in the actual usage conditions.
    - When using an X8R equivalent capacitor, refer to the "2. Detection delay time ( $t_{RESET}$ ) vs. Temperature (Ta)", "3. Detection delay time ( $t_{RESET}$ ) vs. Power supply voltage ( $V_{DD}$ )", "5. Release delay time ( $t_{DELAY}$ ) vs. Temperature (Ta)" and "6. Release delay time ( $t_{DELAY}$ ) vs. Power supply voltage ( $V_{DD}$ )" in " $\blacksquare$  Reference Data" for details.

# ■ Usage Precautions

#### 1. Feed-through current during detection and release

In the S-19110 Series, the feed-through current flows at the time of detection and release. For this reason, if the input impedance is high, oscillation may occur due to voltage drop caused by the feed-through current.

When using the S-19110 Series in configurations like those shown in **Figure 40** and **Figure 41**, it is recommended that input impedance be set to 1  $k\Omega$  or less.

Determine the impedance through thorough evaluation including temperature characteristics.




Figure 40 VDD Detection Product




Figure 41 SENSE Detection Product

#### 2. Power on and shut down sequence

SENSE detection products monitor SENSE pin voltage (V<sub>SENSE</sub>) while power is being supplied to the VDD pin. Apply power in the order, the VDD pin then the SENSE pin.

In addition, when shutting down VDD pin, shut down the SENSE pin first, and shut down the VDD pin after the detection delay time (t<sub>RESET</sub>) has elapsed.




Figure 42

#### 3. Falling power (reference)

Figure 43 shows the relation between  $V_{DD}$  amplitude  $(V_{P-P})$  and input voltage falling time  $(t_F)$  where the release status can be maintained when the VDD pin (VDD detection product) sharply drops to a voltage equal to or higher than the detection voltage  $(-V_{DET})$  during release status.





Figure 43



- \*1.  $V_{IH} = 36.0 \text{ V}$
- \*2.  $V_{IL} = -V_{DET(S)} + 1.0 \text{ V}$


Figure 44 VDD Pin Input Voltage Waveform

Caution Figure 43 shows the input voltage conditions which can maintain the release status. If the voltage whose  $V_{P-P}$  and  $t_F$  are larger than these conditions is input to the VDD pin (VDD detection product), the OUT pin may change to a detection status.

## 4. VDD pin, SENSE pin voltage glitch (reference)

#### 4. 1 Detection operation

Figure 45 and Figure 46 show the relation between pulse width and pulse voltage difference ( $V_{OD}$ ) where the release status can be maintained when a pulse equal to or lower than the detection voltage ( $-V_{DET}$ ) is input to the VDD pin (VDD detection product) or SENSE pin (SENSE detection product) during release status.







Figure 45 VDD Detection Product

Figure 46 SENSE Detection Product




- \*1.  $V_{IH} = 16.0 \text{ V}$
- \*2.  $V_{IL} = -V_{DET} V_{OD}$

Figure 47 VDD Pin, SENSE Pin Input Voltage Waveform

Caution Figure 45 and Figure 46 show the pulse conditions which can maintain the release status. If the pulse whose pulse width and V<sub>OD</sub> are larger than these conditions is input to the VDD pin (VDD detection product) or SENSE pin (SENSE detection product), the OUT pin may change to a detection status.

#### 4. 2 Release operation

Figure 48 and Figure 49 show the relation between pulse width and pulse voltage difference ( $V_{OD}$ ) where the detection status can be maintained when a pulse equal to or higher than the release voltage ( $+V_{DET}$ ) is input to the VDD pin (VDD detection product) or SENSE pin (SENSE detection product) during detection status.







Figure 48 VDD Detection Product

Figure 49 SENSE Detection Product




- \*1.  $V_{IH} = +V_{DET} + V_{OD}$
- \*2.  $V_{IL} = +V_{DET} 1.0 \text{ V}$

Figure 50 VDD Pin, SENSE Pin Input Voltage Waveform

Caution Figure 48 and Figure 49 show the pulse conditions which can maintain the detection status. If the pulse whose pulse width and  $V_{\text{OD}}$  are larger than these conditions is input to the VDD pin (VDD detection product) or SENSE pin (SENSE detection product), the OUT pin may change to a release status.

#### 5. Detection delay time accuracy (reference)

Figure 51 and Figure 52 show the relation between  $V_{DD}$  amplitude ( $V_{P-P}$ ) and input voltage falling time ( $t_F$ ) where the arbitrarily set detection delay time accuracy can be maintained when the VDD pin (VDD detection product) sharply drops.







Figure 51  $C_N = 3.3 \text{ nF}$ 

Figure 52  $C_N = 100 \text{ nF}$ 




- \*1.  $V_{IH} = 36.0 \text{ V}$
- \*2.  $V_{IL} = -V_{DET(S)} 1.0 \text{ V } (-V_{DET(S)} \ge 4.0 \text{ V})$  $V_{IL} = 3.0 \text{ V } (-V_{DET(S)} < 4.0 \text{ V})$

Figure 53 VDD Pin Input Voltage Waveform

Caution Figure 51 and Figure 52 show the input voltage conditions which can maintain the detection delay time accuracy. If the voltage whose  $V_{P-P}$  and  $t_F$  are larger than these conditions is input to the VDD pin (VDD detection product), the desired detection delay time may not be achieved.

# 6. V<sub>DD</sub> drop during release delay time (reference)

Figure 54 and Figure 55 show the relation between pulse width ( $t_{PW}$ ) and  $V_{DD}$  lower limit ( $V_{DROP}$ ) where a release signal can be output after the normal release delay time has elapsed when the VDD pin (VDD detection product) instantaneously drops to the detection voltage ( $-V_{DET}$ ) or lower and then increases to the release voltage ( $+V_{DET}$ ) or higher during release delay time.






Figure 54 Figure 55




Figure 56 VDD Pin Input Voltage Waveform

Caution 1. Figure 54 and Figure 55 show the input voltage conditions when a release signal is output after the normal release delay time has elapsed. When this is within the inhibited area, release may erroneously be executed before the delay time completes.

2. When the VDD pin voltage is within the inhibited areas shown in Figure 54 and Figure 55 during release delay time, input 0 V to the VDD pin then restart the S-19110 Series.


#### ■ Precautions


- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- Because the SENSE pin has a high impedance, malfunctions may occur due to noise. Be careful of wiring adjoining SENSE pin wiring in actual applications.
- When designing for mass production using an application circuit described herein, the product deviation and temperature characteristics of the external parts should be taken into consideration. ABLIC Inc. shall not bear any responsibility for patent infringements related to products using the circuits described herein.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.


# ■ Characteristics (Typical Data)

## 1. Detection voltage (-V<sub>DET</sub>), Release voltage (+V<sub>DET</sub>) vs. Temperature (Ta)


#### 1. 1 VDD detection product









#### 1. 2 SENSE detection product










# 2. Detection voltage (-V<sub>DET</sub>), Release voltage (+V<sub>DET</sub>) vs. Power supply voltage (V<sub>DD</sub>)

#### 2. 1 SENSE detection product










#### 3. Current consumption (I<sub>SS</sub>) vs. Power supply voltage (V<sub>DD</sub>)


# 3. 1 VDD detection product







#### 3. 2 SENSE detection product












#### 4. Current consumption (I<sub>SS</sub>) vs. Temperature (Ta)


#### 4. 1 VDD detection product






#### 4. 2 SENSE detection product






# 5. Current consumption during detection delay (I<sub>SS</sub>) vs. Temperature (Ta)

#### 5. 1 VDD detection product




#### 5. 2 SENSE detection product




## 6. Current consumption during release delay (Iss) vs. Temperature (Ta)

#### 6. 1 VDD detection product





#### 6. 2 SENSE detection product




#### 7. Nch transistor output current ( $I_{OUT}$ ) vs. $V_{DS}$

#### 7. 1 SENSE detection product









Remark V<sub>DS</sub>: Drain-to-source voltage of the output transistor

#### 8. Nch transistor output current (I<sub>OUT</sub>) vs. Power supply voltage (V<sub>DD</sub>)

#### 8. 1 VDD detection product





#### 8. 2 SENSE detection product




# 9. Minimum operation voltage (V<sub>DD</sub>) vs. Power supply voltage (V<sub>DD</sub>)


#### 9. 1 VDD detection product





#### 9. 2 SENSE detection product








Remark V<sub>DS</sub>: Drain-to-source voltage of the output transistor


## 10. Dynamic response vs. Output pin capacitance (Cout) (CP pin, CN pin; open)

#### 10. 1 VDD detection product









- **1.**  $V_{IH} = 36.0 \text{ V}$
- \*2.  $V_{IL} = 3.0 \text{ V}$


Figure 57 Test Condition of Response Time

Figure 58 Test Circuit of Response Time

Caution The above connection diagram and constants will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constants.


#### ■ Reference Data


- 1. Detection delay time (t<sub>RESET</sub>) vs. CN pin capacitance (C<sub>N</sub>) (Without output pin capacitance)
  - 1. 1 VDD detection product




#### 2. Detection delay time (t<sub>RESET</sub>) vs. Temperature (Ta)

#### 2. 1 VDD detection product







- \*1.  $V_{IH} = -V_{DET(S)} + 0.5 \text{ V}$
- \*2.  $V_{IL} = -V_{DET(S)} 0.5 \text{ V}$

Figure 59 Test Condition of Detection Delay Time


Figure 60 Test Circuit of Detection Delay Time


Caution The above connection diagram and constants will not guarantee successful operation.


Perform thorough evaluation using the actual application to set the constants.

#### 3. Detection delay time (t<sub>RESET</sub>) vs. Power supply voltage (V<sub>DD</sub>)

#### 3. 1 SENSE detection product







- \*1.  $V_{IH} = -V_{DET(S)} + 0.5 \text{ V}$
- \*2.  $V_{IL} = -V_{DET(S)} 0.5 V$


Figure 61 Test Condition of Detection Delay Time

Figure 62 Test Circuit of Detection Delay Time

Caution The above connection diagram and constants will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constants.


#### 4. Release delay time (t<sub>DELAY</sub>) vs. CP pin capacitance (C<sub>P</sub>) (Without output pin capacitance)


#### 4. 1 VDD detection product




#### 5. Release delay time (t<sub>DELAY</sub>) vs. Temperature (Ta)

#### 5. 1 VDD detection product







\*2.  $V_{IL} = +V_{DET(S)} - 0.5 \text{ V}$ 


Figure 63 Test Condition of Release Delay Time


Figure 64 Test Circuit of Release Delay Time

Caution The above connection diagram and constants will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constants.

# 6. Release delay time (t<sub>DELAY</sub>) vs. Power supply voltage (V<sub>DD</sub>)

#### 6. 1 SENSE detection product








Figure 65 Test Condition of Release Delay Time




Figure 66 Test Circuit of Release Delay Time

## 7. Load dump characteristics ( $Ta = +25^{\circ}C$ )

#### 7. 1 VDD detection, active "L" product




Figure 67 Test Circuit of Load Dump Characteristics


Caution The above connection diagrams and constants will not guarantee successful operation.

Perform thorough evaluation using the actual application to set the constants.

# ■ Application Circuit Examples

#### 1. Microcomputer reset circuits

In microcomputers, when the power supply voltage is lower than the minimum operation voltage, an unspecified operation may be performed or the contents of the memory register may be lost. When power supply voltage returns to the normal level, the microcomputer needs to be initialized. Otherwise, the microcomputer may malfunction after that. Reset circuits to protect microcomputer in the event of current being momentarily switched off or lowered. Using the S-19110 Series which has the low minimum operation voltage, the high-accuracy detection voltage and the hysteresis width, reset circuits can be easily constructed as seen in **Figure 68** and **Figure 69**.




Caution The above connection diagrams will not guarantee successful operation.

Perform thorough evaluation using the actual application to set the constants.

# **■** Power Dissipation

# SOT-23-6



 Board
 Power Dissipation (PD)

 A
 0.63 W

 B
 0.81 W


 C


 D

 E

# **SOT-23-3/3S/5/6** Test Board

# (1) Board A






Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil layer		2	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070	
	2	-	
	3	-	
	4	74.2 x 74.2 x t0.070	
Thermal via		-	


# (2) Board B




Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil layer		4	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070	
	2	74.2 x 74.2 x t0.035	
	3	74.2 x 74.2 x t0.035	
	4	74.2 x 74.2 x t0.070	
Thermal via		-	

No. SOT23x-A-Board-SD-2.0









# No. MP006-A-P-SD-2.1

TITLE	SOT236-A-PKG Dimensions				
No.	MP006-A-P-SD-2.1				
ANGLE	<b>\$</b> =3				
UNIT	mm				
ABLIC Inc.					



# No. MP006-A-C-SD-3.1

TITLE	SOT236-A-Carrier Tape					
No.	MP006-A-C-SD-3.1					
ANGLE						
UNIT	mm					
ABLIC Inc.						



TITLE	SOT236-A-Reel			
No.	MP006-A-R-SD-2.1			
ANGLE		QTY	3,000	
UNIT	mm			
ABLIC Inc.				

# **Disclaimers (Handling Precautions)**

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
  - The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

