

This IC is a SPI serial E²PROM which operates under the high temperature, at high speed, with the wide range operation for automotive components. This IC has the capacity of 64 K-bit and the organization of 8192 words × 8-bit. Page write and Sequential read are available.

Caution Before using the product in automobile control unit or medical equipment, contact to SII is indispensable.

■ Features

- Operating voltage range
 - Read: 2.5 V ~ 5.5 V
 - Write: 2.5 V ~ 5.5 V
- Operation frequency
 - S-25A640A: 5.0 MHz max.
 - S-25A640B: 6.5 MHz max.
- Write time
 - S-25A640A: 4.0 ms max.
 - S-25A640B: 5.0 ms max.
- SPI mode (0, 0) and (1, 1)
- Page write: 32 bytes / page
- Sequential read
- Write protect: Software, Hardware
 - Protect area: 25%, 50%, 100%
- Monitoring of a write memory state by the status register
- Function to prevent malfunction by monitoring clock pulse
- Write protect function during the low power supply voltage
- CMOS schmitt input (\overline{CS} , SCK, SI, \overline{WP} , \overline{HOLD})
- Endurance^{*1}
 - S-25A640A: 10⁶ cycle / word^{*2} (Ta = +25°C)
5 × 10⁵ cycle / word^{*2} (Ta = +125°C)
 - S-25A640B: 10⁶ cycle / word^{*2} (Ta = +25°C)
3 × 10⁵ cycle / word^{*2} (Ta = +125°C)
- Data retention: 100 years (Ta = +25°C)
50 years (Ta = +125°C)
- Memory capacity: 64 K-bit
- Initial delivery state: FFh, SRWD = 0, BP1 = 0, BP0 = 0
- Burn-in specification: Wafer level burn-in
- Operation temperature range: Ta = -40°C to +125°C
- Lead-free (Sn 100%), halogen-free^{*3}
- AEC-Q100 qualified^{*4}

*1. Refer to "■ Endurance" for details.

*2. For each address (Word: 8-bit)


*3. Refer to "■ Product Name Structure" for details.

*4. Contact our sales office for details.

Remark Refer to "3. Product name list" in "■ Product Name Structure" for details of package and product.


■ Packages

- 8-Pin SOP (JEDEC)




(5.0 × 6.0 × t1.75 mm)

- 8-Pin TSSOP



(3.0 × 6.4 × t1.1 mm)

- TMSOP-8



(2.9 × 4.0 × t0.8 mm)

■ **Block Diagram**




Figure 1


■ **AEC-Q100 Qualified**

This IC supports AEC-Q100 for operation temperature grade 1.
 Contact our sales office for details of AEC-Q100 reliability specification.


■ **Product Name Structure**

1. **Product name**

1.1 **S-25A640A**



1.2 S-25A640B



*1. Refer to the tape drawing.

Remark This IC is wafer level burn-in specification.

2. Packages

Table 1 Package Drawing Codes

| Package Name | Dimension | Tape | Reel |
|-------------------|--------------|--------------|--------------|
| 8-Pin SOP (JEDEC) | FJ008-A-P-SD | FJ008-D-C-SD | FJ008-D-R-S2 |
| 8-Pin TSSOP | FT008-A-P-SD | FT008-E-C-SD | FT008-E-R-S2 |
| TMSOP-8 | FM008-A-P-SD | FM008-A-C-SD | FM008-A-R-SD |

3. Product name list

Table 2

| Product Name | Capacity | Package | Quantity |
|--------------------|----------|-------------------|-----------------|
| S-25A640A0A-J8T2UD | 64 K bit | 8-Pin SOP (JEDEC) | 2000 pcs / reel |
| S-25A640B0A-J8T2U3 | 64 K bit | 8-Pin SOP (JEDEC) | 4000 pcs / reel |
| S-25A640B0A-T8T2U3 | 64 K bit | 8-Pin TSSOP | 4000 pcs / reel |
| S-25A640B0A-K8T2U3 | 64 K bit | TMSOP-8 | 4000 pcs / reel |

Remark

1. Please contact our sales office for products with product name structure other than those specified above.
2. This IC is wafer level burn-in specification.

■ Pin Configurations

1. 8-Pin SOP (JEDEC)




Figure 2

Table 3

| Pin No. | Symbol | Description |
|---------|------------------------|---------------------|
| 1 | \overline{CS}^{*1} | Chip select input |
| 2 | SO | Serial data output |
| 3 | \overline{WP}^{*1} | Write protect input |
| 4 | GND | Ground |
| 5 | SI ^{*1} | Serial data input |
| 6 | SCK ^{*1} | Serial clock input |
| 7 | \overline{HOLD}^{*1} | Hold input |
| 8 | VCC | Power supply |

2. 8-Pin TSSOP




Figure 3

Table 4

| Pin No. | Symbol | Description |
|---------|------------------------|---------------------|
| 1 | \overline{CS}^{*1} | Chip select input |
| 2 | SO | Serial data output |
| 3 | \overline{WP}^{*1} | Write protect input |
| 4 | GND | Ground |
| 5 | SI ^{*1} | Serial data input |
| 6 | SCK ^{*1} | Serial clock input |
| 7 | \overline{HOLD}^{*1} | Hold input |
| 8 | VCC | Power supply |

3. TMSOP-8




Figure 4

Table 5

| Pin No. | Symbol | Description |
|---------|------------------------|---------------------|
| 1 | \overline{CS}^{*1} | Chip select input |
| 2 | SO | Serial data output |
| 3 | \overline{WP}^{*1} | Write protect input |
| 4 | GND | Ground |
| 5 | SI ^{*1} | Serial data input |
| 6 | SCK ^{*1} | Serial clock input |
| 7 | \overline{HOLD}^{*1} | Hold input |
| 8 | VCC | Power supply |

*1. Do not use it in "High-Z".

■ **Absolute Maximum Ratings**

Table 6

| Item | Symbol | Absolute Maximum Rating | | Unit |
|-------------------------------|------------------|-------------------------------|--------------|------|
| | | S-25A640A | S-25A640B | |
| Power supply voltage | V _{CC} | -0.3 to +7.0 | -0.3 to +6.5 | V |
| Input voltage | V _{IN} | -0.3 to +7.0 | -0.3 to +6.5 | V |
| Output voltage | V _{OUT} | -0.3 to V _{CC} + 0.3 | | V |
| Operation ambient temperature | T _{opr} | -40 to +125 | | °C |
| Storage temperature | T _{stg} | -65 to +150 | | °C |

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

■ **Recommended Operating Conditions**

Table 7

| Item | Symbol | Condition | Ta = -40°C to +125°C | | Unit |
|--------------------------|-----------------|----------------------------------|-----------------------|-----------------------|------|
| | | | Min. | Max. | |
| Power supply voltage | V _{CC} | Read | 2.5 | 5.5 | V |
| | | Write | 2.5 | 5.5 | V |
| High level input voltage | V _{IH} | V _{CC} = 2.5 V to 5.5 V | 0.7 × V _{CC} | V _{CC} + 1.0 | V |
| Low level input voltage | V _{IL} | V _{CC} = 2.5 V to 5.5 V | -0.3 | 0.3 × V _{CC} | V |

■ **Pin Capacitance**

Table 8

(Ta = +25°C, f = 1.0 MHz, V_{CC} = 5.0 V)

| Item | Symbol | Condition | Min. | Max. | Unit |
|--------------------|------------------|---|------|------|------|
| Input capacitance | C _{IN} | V _{IN} = 0 V (CS, SCK, SI, WP, HOLD) | — | 8 | pF |
| Output capacitance | C _{OUT} | V _{OUT} = 0 V (SO) | — | 10 | pF |

■ **Endurance**

1. **S-25A640A**

Table 9

| Item | Symbol | Operation Ambient Temperature | Min. | Max. | Unit |
|-----------|----------------|-------------------------------|---------------------|------|----------------|
| Endurance | N _w | Ta = -40°C to +85°C | 10 ⁶ | — | cycle / word*1 |
| | | Ta = -40°C to +105°C | 8 × 10 ⁵ | — | cycle / word*1 |
| | | Ta = -40°C to +125°C | 5 × 10 ⁵ | — | cycle / word*1 |

*1. For each address (Word: 8-bit)

2. **S-25A640B**

Table 10

| Item | Symbol | Operation Ambient Temperature | Min. | Max. | Unit |
|-----------|----------------|-------------------------------|---------------------|------|----------------|
| Endurance | N _w | Ta = +25°C | 10 ⁶ | — | cycle / word*1 |
| | | Ta = -40°C to +85°C | 7 × 10 ⁵ | — | cycle / word*1 |
| | | Ta = -40°C to +105°C | 5 × 10 ⁵ | — | cycle / word*1 |
| | | Ta = -40°C to +125°C | 3 × 10 ⁵ | — | cycle / word*1 |

*1. For each address (Word: 8-bit)

■ **Data Retention**

Table 11

| Item | Symbol | Operation Ambient Temperature | Min. | Max. | Unit |
|----------------|--------|-------------------------------|------|------|------|
| Data retention | — | Ta = +25°C | 100 | — | year |
| | | Ta = -40°C to +125°C | 50 | — | year |

■ DC Electrical Characteristics

1. S-25A640A

Table 12

| Item | Symbol | Condition | Ta = -40°C to +125°C | | | | | | Unit |
|----------------------------|------------------|-------------------|--|------|--|------|--|------|------|
| | | | V _{CC} = 2.5 V to 3.0 V f _{SCK} = 2.5 MHz | | V _{CC} = 3.0 V to 4.5 V f _{SCK} = 3.5 MHz | | V _{CC} = 4.5 V to 5.5 V f _{SCK} = 5.0 MHz | | |
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| Current consumption (read) | I _{CC1} | No load at SO pin | — | 1.5 | — | 2.0 | — | 2.5 | mA |

Table 13

| Item | Symbol | Condition | Ta = -40°C to +125°C | | | | | | Unit |
|-----------------------------|------------------|-------------------|--|------|--|------|--|------|------|
| | | | V _{CC} = 2.5 V to 3.0 V f _{SCK} = 2.5 MHz | | V _{CC} = 3.0 V to 4.5 V f _{SCK} = 3.5 MHz | | V _{CC} = 4.5 V to 5.5 V f _{SCK} = 5.0 MHz | | |
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| Current consumption (write) | I _{CC2} | No load at SO pin | — | 4.0 | — | 5.0 | — | 6.0 | mA |

Table 14

| Item | Symbol | Condition | Ta = -40°C to +125°C | | | | Unit |
|-----------------------------|------------------|---|----------------------------------|------|----------------------------------|------|------|
| | | | V _{CC} = 2.5 V to 4.5 V | | V _{CC} = 4.5 V to 5.5 V | | |
| | | | Min. | Max. | Min. | Max. | |
| Standby current consumption | I _{SB} | $\overline{CS} = V_{CC}$, SO = Open Other inputs are V _{CC} or GND | — | 8.0 | — | 10.0 | μA |
| Input leakage current | I _{LI} | V _{IN} = GND to V _{CC} | — | 2.0 | — | 2.0 | μA |
| Output leakage current | I _{LO} | V _{OUT} = GND to V _{CC} | — | 2.0 | — | 2.0 | μA |
| Low level output voltage | V _{OL1} | I _{OL} = 2.0 mA | — | — | — | 0.4 | V |
| | V _{OL2} | I _{OL} = 1.5 mA | — | 0.4 | — | 0.4 | V |
| High level output voltage | V _{OH1} | I _{OH} = -2.0 mA | — | — | 0.8 × V _{CC} | — | V |
| | V _{OH2} | I _{OH} = -0.4 mA | 0.8 × V _{CC} | — | 0.8 × V _{CC} | — | V |

2. S-25A640B

Table 15

| Item | Symbol | Condition | Ta = -40°C to +125°C | | | | Unit |
|----------------------------|------------------|-------------------|--|------|--|------|------|
| | | | V _{CC} = 2.5 V to 4.5 V f _{SCK} = 6.5 MHz | | V _{CC} = 4.5 V to 5.5 V f _{SCK} = 6.5 MHz | | |
| | | | Min. | Max. | Min. | Max. | |
| Current consumption (read) | I _{CC1} | No load at SO pin | — | 2.0 | — | 2.5 | mA |

Table 16

| Item | Symbol | Condition | Ta = -40°C to +125°C | | Unit |
|-----------------------------|------------------|-------------------|--|------|------|
| | | | V _{CC} = 2.5 V to 5.5 V f _{SCK} = 6.5 MHz | | |
| | | | Min. | Max. | |
| Current consumption (write) | I _{CC2} | No load at SO pin | — | 4.0 | mA |

Table 17

| Item | Symbol | Condition | Ta = -40°C to +125°C | | | | Unit |
|-----------------------------|------------------|---|----------------------------------|------|----------------------------------|------|------|
| | | | V _{CC} = 2.5 V to 4.5 V | | V _{CC} = 4.5 V to 5.5 V | | |
| | | | Min. | Max. | Min. | Max. | |
| Standby current consumption | I _{SB} | $\overline{CS} = V_{CC}$, SO = Open Other inputs are V _{CC} or GND | — | 8.0 | — | 10.0 | μA |
| Input leakage current | I _{LI} | V _{IN} = GND to V _{CC} | — | 2.0 | — | 2.0 | μA |
| Output leakage current | I _{LO} | V _{OUT} = GND to V _{CC} | — | 2.0 | — | 2.0 | μA |
| Low level output voltage | V _{OL1} | I _{OL} = 2.0 mA | — | — | — | 0.4 | V |
| | V _{OL2} | I _{OL} = 1.5 mA | — | 0.4 | — | 0.4 | V |
| High level output voltage | V _{OH1} | I _{OH} = -2.0 mA | — | — | 0.8 × V _{CC} | — | V |
| | V _{OH2} | I _{OH} = -0.4 mA | 0.8 × V _{CC} | — | 0.8 × V _{CC} | — | V |

■ AC Electrical Characteristics

1. S-25A640A

Table 18 Measurement Conditions

| | |
|--------------------------|--|
| Input pulse voltage | $0.2 \times V_{CC}$ to $0.8 \times V_{CC}$ |
| Output reference voltage | $0.5 \times V_{CC}$ |
| Output load | 100 pF |

Table 19

| Item | Symbol | Ta = -40°C to +125°C | | | | | | Unit |
|--|---------------------|----------------------------------|------|----------------------------------|------|----------------------------------|------|------|
| | | V _{CC} = 2.5 V to 5.5 V | | V _{CC} = 3.0 V to 5.5 V | | V _{CC} = 4.5 V to 5.5 V | | |
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| SCK clock frequency | f _{SCK} | — | 2.5 | — | 3.5 | — | 5.0 | MHz |
| \overline{CS} setup time during \overline{CS} falling | t _{CSS.CL} | 120 | — | 90 | — | 90 | — | ns |
| \overline{CS} setup time during \overline{CS} rising | t _{CSS.CH} | 120 | — | 90 | — | 90 | — | ns |
| \overline{CS} deselect time | t _{CDS} | 210 | — | 160 | — | 140 | — | ns |
| \overline{CS} hold time during \overline{CS} falling | t _{CSH.CL} | 120 | — | 90 | — | 90 | — | ns |
| \overline{CS} hold time during \overline{CS} rising | t _{CSH.CH} | 120 | — | 90 | — | 90 | — | ns |
| SCK clock time "H" ^{*1} | t _{HIGH} | 160 | — | 125 | — | 95 | — | ns |
| SCK clock time "L" ^{*1} | t _{LOW} | 160 | — | 125 | — | 95 | — | ns |
| Rising time of SCK clock ^{*2} | t _{RSK} | — | 1 | — | 1 | — | 1 | μs |
| Falling time of SCK clock ^{*2} | t _{FSK} | — | 1 | — | 1 | — | 1 | μs |
| SI data input setup time | t _{DS} | 30 | — | 20 | — | 20 | — | ns |
| SI data input hold time | t _{DH} | 40 | — | 30 | — | 30 | — | ns |
| SCK "L" hold time during \overline{HOLD} rising | t _{SKH.HH} | 90 | — | 70 | — | 70 | — | ns |
| SCK "L" hold time during \overline{HOLD} falling | t _{SKH.HL} | 50 | — | 40 | — | 40 | — | ns |
| SCK "L" setup time during \overline{HOLD} falling | t _{SKS.HL} | 0 | — | 0 | — | 0 | — | ns |
| SCK "L" setup time during \overline{HOLD} rising | t _{SKS.HH} | 0 | — | 0 | — | 0 | — | ns |
| Disable time of SO output ^{*2} | t _{OZ} | — | 130 | — | 100 | — | 100 | ns |
| Delay time of SO output | t _{OD} | — | 160 | — | 120 | — | 90 | ns |
| Hold time of SO output | t _{OH} | 0 | — | 0 | — | 0 | — | ns |
| Rising time of SO output ^{*2} | t _{RO} | — | 110 | — | 80 | — | 80 | ns |
| Falling time of SO output ^{*2} | t _{FO} | — | 110 | — | 80 | — | 80 | ns |
| Disable time of SO output during \overline{HOLD} falling ^{*2} | t _{OZ.HL} | — | 130 | — | 100 | — | 100 | ns |
| Delay time of SO output during \overline{HOLD} rising ^{*2} | t _{OD.HH} | — | 110 | — | 80 | — | 80 | ns |
| \overline{WP} setup time | t _{WS1} | 0 | — | 0 | — | 0 | — | ns |
| \overline{WP} hold time | t _{WH1} | 0 | — | 0 | — | 0 | — | ns |
| \overline{WP} release / setup time | t _{WS2} | 0 | — | 0 | — | 0 | — | ns |
| \overline{WP} release / hold time | t _{WH2} | 200 | — | 150 | — | 150 | — | ns |

*1. The clock cycle of the SCK clock (frequency f_{SCK}) is 1 / f_{SCK} μs. This clock cycle is determined by a combination of several AC characteristics. Note that the clock cycle cannot be set as (1 / f_{SCK}) = t_{LOW} (min.) + t_{HIGH} (min.) by minimizing the SCK clock cycle time.

*2. These are values of sample and not 100% tested.

Table 20

| Item | Symbol | Ta = -40°C to +125°C | | Unit |
|------------|-----------------|----------------------------------|------|------|
| | | V _{CC} = 2.5 V to 5.5 V | | |
| | | Min. | Max. | |
| Write time | t _{PR} | — | 4.0 | ms |

2. S-25A640B

Table 21 Measurement Conditions

| | |
|--------------------------|--|
| Input pulse voltage | $0.2 \times V_{CC}$ to $0.8 \times V_{CC}$ |
| Output reference voltage | $0.5 \times V_{CC}$ |
| Output load | 100 pF |

Table 22

| Item | Symbol | Ta = -40°C to +125°C | | Unit |
|--|---------------------|----------------------------------|------|------|
| | | V _{CC} = 2.5 V to 5.5 V | | |
| | | Min. | Max. | |
| SCK clock frequency | f _{SCK} | — | 6.5 | MHz |
| \overline{CS} setup time during \overline{CS} falling | t _{CSS.CL} | 65 | — | ns |
| \overline{CS} setup time during \overline{CS} rising | t _{CSS.CH} | 65 | — | ns |
| \overline{CS} deselect time | t _{CDS} | 65 | — | ns |
| \overline{CS} hold time during \overline{CS} falling | t _{CSH.CL} | 65 | — | ns |
| \overline{CS} hold time during \overline{CS} rising | t _{CSH.CH} | 65 | — | ns |
| SCK clock time "H" ^{*1} | t _{HIGH} | 65 | — | ns |
| SCK clock time "L" ^{*1} | t _{LOW} | 65 | — | ns |
| Rising time of SCK clock ^{*2} | t _{RSK} | — | 1 | μs |
| Falling time of SCK clock ^{*2} | t _{FSK} | — | 1 | μs |
| SI data input setup time | t _{DS} | 15 | — | ns |
| SI data input hold time | t _{DH} | 20 | — | ns |
| SCK "L" hold time during \overline{HOLD} rising | t _{SKH.HH} | 45 | — | ns |
| SCK "L" hold time during \overline{HOLD} falling | t _{SKH.HL} | 30 | — | ns |
| SCK "L" setup time during \overline{HOLD} falling | t _{SKS.HL} | 0 | — | ns |
| SCK "L" setup time during \overline{HOLD} rising | t _{SKS.HH} | 0 | — | ns |
| Disable time of SO output ^{*2} | t _{OZ} | — | 75 | ns |
| Delay time of SO output | t _{OD} | — | 50 | ns |
| Hold time of SO output | t _{OH} | 0 | — | ns |
| Rising time of SO output ^{*2} | t _{RO} | — | 30 | ns |
| Falling time of SO output ^{*2} | t _{FO} | — | 30 | ns |
| Disable time of SO output during \overline{HOLD} falling ^{*2} | t _{OZ.HL} | — | 75 | ns |
| Delay time of SO output during \overline{HOLD} rising ^{*2} | t _{OD.HH} | — | 50 | ns |
| \overline{WP} setup time | t _{WS1} | 0 | — | ns |
| \overline{WP} hold time | t _{WH1} | 0 | — | ns |
| \overline{WP} release / setup time | t _{WS2} | 0 | — | ns |
| \overline{WP} release / hold time | t _{WH2} | 20 | — | ns |

*1. The clock cycle of the SCK clock (frequency f_{SCK}) is 1 / f_{SCK} μs. This clock cycle is determined by a combination of several AC characteristics. Note that the clock cycle cannot be set as (1 / f_{SCK}) = t_{LOW} (min.) + t_{HIGH} (min.) by minimizing the SCK clock cycle time.

*2. These are values of sample and not 100% tested.

Table 23

| Item | Symbol | Ta = -40°C to +125°C | | Unit |
|------------|-----------------|----------------------------------|------|------|
| | | V _{CC} = 2.5 V to 5.5 V | | |
| | | Min. | Max. | |
| Write time | t _{PR} | — | 5.0 | ms |




Figure 5 Serial Input Timing




Figure 6 Hold Timing




Figure 7 Serial Output Timing




Figure 8 Valid Timing in Write Protect




Figure 9 Invalid Timing in Write Protect

■ Pin Functions

1. $\overline{\text{CS}}$ (chip select input) pin

This is an input pin to set a chip in the select status. In the "H" input level, this IC is in the non-select status and its output is "High-Z". This IC is in standby as long as it is not in write inside. This IC goes in active by setting the chip select to "L". Input any instruction code after power-on and a falling of chip select.

2. SI (serial data input) pin

This pin is to input serial data. This pin receives an instruction code, an address and write data. This pin latches data at rising edge of serial clock.

3. SO (serial data output) pin

This pin is to output serial data. The data output changes at falling edge of serial clock.

4. SCK (serial clock input) pin

This is a clock input pin to set the timing of serial data. An instruction code, an address and write data are received at a rising edge of clock. Data is output during falling edge of clock.

5. $\overline{\text{WP}}$ (write protect input) pin

Write protect is purposed to protect the area size against the write instruction (BP1, BP0 in the status register). Fix this pin "H" or "L" not to set it in the floating state.
Refer to "■ Protect Operation" for details.

6. HOLD (hold input) pin

This pin is used to pause serial communications without setting this IC in the non-select status.
In the hold status, the serial output goes in "High-Z", the serial input and the serial clock go in "Don't care". During the hold operation, be sure to set this IC in active by setting the chip select ($\overline{\text{CS}}$ pin) to "L".
Refer to "■ Hold Operation" for details.

■ Initial Delivery State

Initial delivery state of all addresses is "FFh".
Moreover, initial delivery state of the status register nonvolatile memory is as follows.

- SRWD = 0
- BP1 = 0
- BP0 = 0

■ Instruction Set

Table 24 is the list of instruction for This IC. The instruction is able to be input by changing the \overline{CS} pin "H" to "L". Input the instruction in the MSB first. Each instruction code is organized with 1-byte as shown below. If This IC receives any invalid instruction code, this IC goes in the non-select status.

Table 24 Instruction Set

| Instruction | Operation | Instruction Code | Address | | Data |
|-------------|------------------------------|---------------------------|-------------------------------|-----------------------------|-------------------------------|
| | | SCK Input Clock 1 to 8 | SCK Input Clock 9 to 16 | SCK Input Clock 17 to 24 | SCK Input Clock 25 to 32 |
| WREN | Write enable | 0000 0110 | — | — | — |
| WRDI | Write disable | 0000 0100 | — | — | — |
| RDSR | Read the status register | 0000 0101 | b7 to b0 output* ¹ | — | — |
| WRSR | Write in the status register | 0000 0001 | b7 to b0 input | — | — |
| READ | Read memory data | 0000 0011 | A15 to A8* ² | A7 to A0 | D7 to D0 output* ³ |
| WRITE | Write memory data | 0000 0010 | A15 to A8* ² | A7 to A0 | D7 to D0 input |

- *1. Sequential data reading is possible.
- *2. The higher addresses A15 to A13 = Don't care.
- *3. After outputting data in the specified address, data in the following address is output.

■ Operation

1. Status register

The status register's organization is below. The status register can write and read by a specific instruction.




Figure 10 Organization of Status Register

The status / control bits of the status register are as follows.

1.1 SRWD (b7) : Status Register Write Disable

Bit SRWD operates in conjunction with the write protect signal (\overline{WP}). With a combination of bit SRWD and signal \overline{WP} (SRWD = "1", \overline{WP} = "L"), this IC goes in Hardware Protect status. In this case, the bits composed of the nonvolatile memory in the status register (SRWD, BP1, BP0) go in read only, so that the WRSR instruction is not performed.

1.2 BP1, BP0 (b3, b2) : Block Protect

Bit BP1 and BP0 are composed of the nonvolatile memory. The area size of Software Protect against WRITE instruction is defined by them. Rewriting these bits is possible by the WRSR instruction. To protect the memory area against the WRITE instruction, set either or both of bit BP1 and BP0 to "1". Rewriting bit BP1 and BP0 is possible unless they are in Hardware Protect mode. Refer to "■ Protect Operation" for details of Block Protect.

1.3 WEL (b1) : Write Enable Latch

Bit WEL shows the status of internal Write Enable Latch. Bit WEL is set by the WREN instruction only. If bit WEL is "1", this is the status that Write Enable Latch is set. If bit WEL is "0", Write Enable Latch is in reset, so that this IC does not receive the WRITE or WRSR instruction. Bit WEL is reset after these operations;

- The power supply voltage is dropping
- At power-on
- After performing WRDI
- After the completion of write operation by the WRSR instruction
- After the completion of write operation by the WRITE instruction

1.4 WIP (b0) : Write In Progress

Bit WIP is read only and shows whether the internal memory is in the write operation or not by the WRITE or WRSR instruction. Bit WIP is "1" during the write operation but "0" during any other status. **Figure 11** shows the usage example.




Figure 11 Usage Example of WEL, WIP Bits during Write

2. Write enable (WREN)

Before writing data (WRITE and WRSR), be sure to set bit Write Enable Latch (WEL). This instruction is to set bit WEL. Its operation is below.

After selecting this IC by the chip select (\overline{CS}), input the instruction code from serial data input (SI). To set bit WEL, set this IC in the non-select status by \overline{CS} at the 8th clock of the serial clock (SCK). To cancel the WREN instruction, input the clock different from a specified value ($n = 8$ clock) while \overline{CS} is in "L".




Figure 12 WREN Operation

3. Write disable (WRDI)

The WRDI instruction is one of ways to reset bit Write Enable Latch (WEL). After selecting this IC by the chip select (\overline{CS}), input the instruction code from serial data input (SI).

To reset bit WEL, set this IC in the non-select status by \overline{CS} at the 8th clock of the serial clock.

To cancel the WRDI instruction, input the clock different from a specified value (n = 8 clock) while \overline{CS} is in "L".

Bit WEL is reset after the operations shown below.

- The power supply voltage is dropping
- At power-on
- After performing WRDI
- After the completion of write operation by the WRSR instruction
- After the completion of write operation by the WRITE instruction




Figure 13 WRDI Operation

4. Read the status register (RDSR)

Reading data in the status register is possible by the RDSR instruction. During the write operation, it is possible to confirm the progress by checking bit WIP.

Set the chip select (\overline{CS}) "L" first. After that, input the instruction code from serial data input (SI). The status of bit in the status register is output from serial data output (SO). Sequential read is available for the status register. To stop the read cycle, set \overline{CS} to "H".

It is possible to read the status register always. The bits in it are valid and can be read by RDSR even in the write cycle.

The 2 bits WEL and WIP are updated during the write cycle. The updated nonvolatile bits SRWD, BP1 and BP0 can be acquired by performing a new RDSR instruction after verifying the completion of the write cycle.




Figure 14 RDSR Operation

5. Write in the status register (WRSR)

The values of status register (SRWD, BP1, BP0) can be rewritten by inputting the WRSR instruction. But b6, b5, b4, b1, b0 of status register cannot be rewritten. b6 to 4 are always data "0" when reading the status register.

Before inputting the WRSR instruction, set bit WEL by the WREN instruction. The operation of WRSR is shown below.

Set the chip select (\overline{CS}) "L" first. After that, input the instruction code and data from serial data input (SI). To start WRSR write (t_{PR}), set the chip select (\overline{CS}) to "H" after inputting data or before inputting a rising of the next serial clock. It is possible to confirm the operation status by reading the value of bit WIP during WRSR write. Bit WIP is "1" during write, "0" during any other status. Bit WEL is reset when write is completed.

With the WRSR instruction, the values of BP1 and BP0; which determine the area size the users can handle as the read only memory; can be changed. Besides bit SRWD can be set or reset by the WRSR instruction depending on the status of write protect (\overline{WP}). With a combination of bit SRWD and write protect (\overline{WP}), this IC can be set in Hardware Protect mode (HPM). In this case, the WRSR instruction is not be performed (Refer to "■ Protect Operation").

Bit SRWD and BP1, BP0 keep the value which is the one prior to the WRSR instruction during the WRSR instruction. The newly updated value is changed when the WRSR instruction has completed.

To cancel the WRSR instruction, input the clock different from a specified value ($n = 16$ clock) while \overline{CS} is in "L".





Figure 15 WRSR Operation

6. Read memory data (READ)

The READ operation is shown below. Input the instruction code and the address from serial data input (SI) after inputting "L" to the chip select (\overline{CS}). The input address is loaded to the internal address counter, and data in the address is output from the serial data output (SO).

Next, by inputting the serial clock (SCK) keeping the chip select (\overline{CS}) in "L", the address is automatically incremented so that data in the following address is sequentially output. The address counter rolls over to the first address by increment in the last address.

To finish the read cycle, set \overline{CS} to "H". It is possible to raise the chip select always during the cycle. During write, the READ instruction code is not be accepted or operated.



Remark The higher addresses A15 to A13 = Don't care.

Figure 16 READ Operation

7. Write memory data (WRITE)

Figure 17 shows the timing chart when inputting 1-byte data. Input the instruction code, the address and data from serial data input (SI) after inputting "L" to the chip select (\overline{CS}). To start WRITE (t_{PR}), set the chip select (\overline{CS}) to "H" after inputting data or before inputting a rising of the next serial clock. Bit WIP and WEL are reset to "0" when write has completed.


This IC can Page write of 32 bytes. Its function to transmit data is as same as Byte write basically, but it operates Page write by receiving sequential 8-bit write data as much data as page size has. Input the instruction code, the address and data from serial data input (SI) after inputting "L" in \overline{CS} , as the WRITE operation (page) shown in Figure 18. Input the next data while keeping \overline{CS} in "L". After that, repeat inputting data of 8-bit sequentially. At the end, by setting \overline{CS} to "H", the WRITE operation starts (t_{PR}).

5 of the lower bits in the address are automatically incremented every time when receiving write data of 8-bit. Thus, even if write data exceeds 32 bytes, the higher bits in the address do not change. And 5 of lower bits in the address roll over so that write data which is previously input is overwritten.

These are cases when the WRITE instruction is not accepted or operated.


- Bit WEL is not set to "1" (not set to "1" beforehand immediately before the WRITE instruction)
- During WRITE operation
- The address to be written is in the protect area by BP1 and BP0

To cancel the WRITE instruction, input the clock different from a specified value ($n = 24 + m \times 8$ clock) while \overline{CS} is in "L".



Remark The higher addresses A15 to A13 = Don't care.

Figure 17 WRITE Operation (1 Byte)



Remark The higher addresses A15 to A13 = Don't care.

Figure 18 WRITE Operation (Page)

■ Protect Operation

Table 25 shows the block settings of write protect. **Table 26** shows the protect operation for this IC. As long as bit SRWD, the Status Register Write Disable bit, in the status register is reset to "0" (it is in reset before the shipment), the value of status register can be changed.

These are two statuses when bit SRWD is set to "1".

- Write in the status register is possible; write protect (\overline{WP}) is in "H".
- Write in the status register is impossible; write protect (\overline{WP}) is in "L". Therefore the write protect area which is set by protect bit (BP1, BP0) in the status register cannot be changed.

These operations are to set Hardware Protect (HPM).

- After setting bit SRWD, set write protect (\overline{WP}) to "L".
- Set bit SRWD completed setting write protect (\overline{WP}) to "L".

The timing during the cycle write to the status register is showed in "**Figure 8 Valid Timing in Write Protect**" and "**Figure 9 Invalid Timing in Write Protect**".

By inputting "H" to write protect (\overline{WP}), Hardware Protect (HPM) is released. If the write protect (\overline{WP}) is "H", Hardware Protect (HPM) does not function, Software Protect (SPM) which is set by the protect bits in the status register (BP1, BP0) only works.

Table 25 Block Settings of Write Protect

| Status Register | | Area of Write Protect | Address of Write Protect Block |
|-----------------|-----|-----------------------|--------------------------------|
| BP1 | BP0 | | |
| 0 | 0 | 0% | None |
| 0 | 1 | 25% | 1800h to 1FFFh |
| 1 | 0 | 50% | 1000h to 1FFFh |
| 1 | 1 | 100% | 0000h to 1FFFh |

Table 26 Protect Operation

| Mode | \overline{WP} Pin | Bit SRWD | Bit WEL | Write Protect Block | General Block | Status Register |
|------------------------|---------------------|----------|---------|---------------------|---------------|-----------------|
| Software Protect (SPM) | 1 | X | 0 | Write disable | Write disable | Write disable |
| | 1 | X | 1 | Write disable | Write enable | Write enable |
| | X | 0 | 0 | Write disable | Write disable | Write disable |
| | X | 0 | 1 | Write disable | Write enable | Write enable |
| Hardware Protect (HPM) | 0 | 1 | 0 | Write disable | Write disable | Write disable |
| | 0 | 1 | 1 | Write disable | Write enable | Write disable |

Remark X = Don't care

Hold Operation

The hold operation is used to pause serial communications without setting this IC in the non-select status. In the hold status, the serial data output goes in "High-Z", and both of the serial data input and the serial clock go in "Don't care". Be sure to set the chip select (\overline{CS}) to "L" to set this IC in the select status during the hold status.

Generally, during the hold status, this IC holds the select status. But if setting this IC in the non-select status, the users can finish the operation even in progress. **Figure 19** shows the hold operation.

These are two statuses when the serial clock (SCK) is set to "L".

- If setting hold (\overline{HOLD}) to "L", hold (\overline{HOLD}) is switched at the same time the hold status starts.
- If setting hold (\overline{HOLD}) to "H", hold (\overline{HOLD}) is switched at the same time the hold status ends.

These are two statuses when the serial clock (SCK) is set to "H".

- If setting hold (\overline{HOLD}) to "L", the hold status starts when the serial clock goes in "L" after hold (\overline{HOLD}) is switched.
- If setting hold (\overline{HOLD}) to "H", the hold status ends when the serial clock goes in "L" after hold (\overline{HOLD}) is switched.




Figure 19 Hold Operation

■ Write Protect Function during the Low Power Supply Voltage

This IC has a built-in detection circuit which operates with the low power supply voltage. This IC cancels the write operation (WRITE, WRSR) when the power supply voltage drops and power-on, at the same time, goes in the write protect status (WRDI) automatically to reset bit WEL.

To operate write, after the power supply voltage dropped once but rose to the voltage level which allows write again, be sure to set the Write Enable Latch bit (WEL) before operating write (WRITE, WRSR).

In the write operation, data in the address written during the low power supply voltage is not assured.

In the S-25A640A, the detection voltage is 1.20 V typ., the release voltage is 1.35 V typ., and its hysteresis is approx. 0.15 V (Refer to **Figure 20**).

In the S-25A640B, the detection and the release voltages are 1.20 V typ. (Refer to **Figure 21**).




Figure 20 Operation during the Low Power Supply Voltage (S-25A640A)




Figure 21 Operation during the Low Power Supply Voltage (S-25A640B)

■ Input Pin and Output Pin

1. Connection of input pin

All input pins in this IC have the CMOS structure. Do not set these pins in "High-Z" during operation when you design. Especially, set the \overline{CS} input pin in the non-select status "H" during power-on/off and standby. The error write does not occur as long as the \overline{CS} pin is in the non-select status "H". Set the \overline{CS} pin to V_{CC} via a resistor (the pull-up resistor of 10 k Ω to 100 k Ω).

If the \overline{CS} pin and the SCK pin change from "L" to "H" simultaneously, data may be input from the SI pin.

To prevent the error for sure, it is recommended to pull down the SCK pin to GND. In addition, it is recommended to pull up the SI pin, the \overline{WP} pin and the \overline{HOLD} pin to V_{CC} , or pull down these pins to GND, respectively. Connecting the \overline{WP} pin and the \overline{HOLD} pin to V_{CC} directly is also possible when these pins are not in use.

2. Equivalent circuit of input pin and output pin

Figure 22 and **Figure 23** show the equivalent circuits of input pins in this IC. A pull-up and pull-down elements are not included in each input pin, pay attention not to set it in the floating state when you design.

Figure 24 shows the equivalent circuit of the output pin. This pin has the tri-state output of "H" / "L" / "High-Z".

2.1 Input pin




Figure 22 \overline{CS} , SCK Pin




Figure 23 SI, \overline{WP} , \overline{HOLD} Pin

2.2 Output pin





Figure 24 SO Pin



■ Precautions

- Absolute maximum ratings: Do not operate these ICs in excess of the absolute maximum ratings (as listed on the data sheet). Exceeding the supply voltage rating can cause latch-up.
- Operations with moisture on this IC's pins may occur malfunction by short-circuit between pins. Especially, in occasions like picking this IC up from low temperature tank during the evaluation. Be sure that not remain frost on this IC's pins to prevent malfunction by short-circuit. Also attention should be paid in using on environment, which is easy to dew for the same reason.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- SII claims no responsibility for any and all disputes arising out of or in connection with any infringement of the products including this IC upon patents owned by a third party.




No. FJ008-A-P-SD-2.1

| | |
|------------------------|------------------------|
| TITLE | SOP8J-D-PKG Dimensions |
| No. | FJ008-A-P-SD-2.1 |
| SCALE | |
| UNIT | mm |
| Seiko Instruments Inc. | |





No. FJ008-D-C-SD-1.1

| | |
|------------------------|----------------------|
| TITLE | SOP8J-D-Carrier Tape |
| No. | FJ008-D-C-SD-1.1 |
| SCALE | |
| UNIT | mm |
| | |
| Seiko Instruments Inc. | |






Enlarged drawing in the central part






No. FJ008-D-R-S2-1.0

| | |
|------------------------|------------------|
| TITLE | SOP8J-D-Reel |
| No. | FJ008-D-R-S2-1.0 |
| SCALE | |
| UNIT | mm |
| Seiko Instruments Inc. | |




No. FT008-A-P-SD-1.1

| | |
|------------------------|-------------------------|
| TITLE | TSSOP8-E-PKG Dimensions |
| No. | FT008-A-P-SD-1.1 |
| SCALE | |
| UNIT | mm |
| Seiko Instruments Inc. | |




No. FT008-E-C-SD-1.0

| | |
|------------------------|-----------------------|
| TITLE | TSSOP8-E-Carrier Tape |
| No. | FT008-E-C-SD-1.0 |
| SCALE | |
| UNIT | mm |
| Seiko Instruments Inc. | |






Enlarged drawing in the central part






No. FT008-E-R-S2-1.0

| | |
|------------------------|------------------|
| TITLE | TSSOP8-E-Reel |
| No. | FT008-E-R-S2-1.0 |
| SCALE | |
| UNIT | mm |
| | |
| Seiko Instruments Inc. | |





No. FM008-A-P-SD-1.1

| | |
|------------------------|-------------------------|
| TITLE | TMSOP8-A-PKG Dimensions |
| No. | FM008-A-P-SD-1.1 |
| SCALE | |
| UNIT | mm |
| | |
| Seiko Instruments Inc. | |




No. FM008-A-C-SD-2.0

| | |
|------------------------|-----------------------|
| TITLE | TMSOP8-A-Carrier Tape |
| No. | FM008-A-C-SD-2.0 |
| SCALE | |
| UNIT | mm |
| | |
| Seiko Instruments Inc. | |



Enlarged drawing in the central part



No. FM008-A-R-SD-1.0

| | | | |
|-------|------------------|------|-------|
| TITLE | TMSOP8-A-Reel | | |
| No. | FM008-A-R-SD-1.0 | | |
| SCALE | | QTY. | 4,000 |
| UNIT | mm | | |
| | | | |

Seiko Instruments Inc.



Seiko Instruments Inc.
www.sii-ic.com

- The information described herein is subject to change without notice.
- Seiko Instruments Inc. is not responsible for any problems caused by circuits or diagrams described herein whose related industrial properties, patents, or other rights belong to third parties. The application circuit examples explain typical applications of the products, and do not guarantee the success of any specific mass-production design.
- When the products described herein are regulated products subject to the Wassenaar Arrangement or other agreements, they may not be exported without authorization from the appropriate governmental authority.
- Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited.
- The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, vehicle equipment, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment, without prior written permission of Seiko Instruments Inc.
- The products described herein are not designed to be radiation-proof.
- Although Seiko Instruments Inc. exerts the greatest possible effort to ensure high quality and reliability, the failure or malfunction of semiconductor products may occur. The user of these products should therefore give thorough consideration to safety design, including redundancy, fire-prevention measures, and malfunction prevention, to prevent any accidents, fires, or community damage that may ensue.