

**PROGRAMMABLE PORT CONTROLLER  
(PORT EXPANDER WITH BUILT-IN E<sup>2</sup>PROM CIRCUIT)**[www.ablicinc.com](http://www.ablicinc.com)

© ABLIC Inc., 2007-2018

Rev.3.0\_00

The S-7760A is a programmable port controller IC comprised of an E<sup>2</sup>PROM, a control circuit for data output, a circuit to prevent malfunction caused by low power supply voltage and others.

This IC operates at 400 kHz and interfaces with exteriors via I<sup>2</sup>C-bus, controls an 8ch digital output with a serial signal.

Among the digital output ports of 8 channels, the lower 4 channels have a timer function so that at each port, users are able to set the default value and inverted delay time. In the higher 4 channels, setting the fixed output is available at each port. The default value is maintained despite power-off because this IC has an E<sup>2</sup>PROM.

The S-7760A is able to be used to control ON/OFF for the chips surrounding MPU and to output the default data that devices fundamentally have.

**■ Features**

- Operating voltage range: 2.3 to 4.5 V
- 8ch digital output: Higher 4 channels; fixed output/lower 4 channels; timer action
- Operating frequency of I<sup>2</sup>C-bus interface: 400 kHz
- Low current consumption at standby: 10.0 μA Max. (V<sub>CC</sub>H = 4.5 V)
- Built-in E<sup>2</sup>PROM circuit: 6-byte
- E<sup>2</sup>PROM endurance: 10<sup>5</sup> cycles / word\*<sup>1</sup> (at -40 to +85°C)
- E<sup>2</sup>PROM data retention: 10 years (after rewriting 10<sup>5</sup> cycles / word)
- Function to protect write in E<sup>2</sup>PROM
- Function to prevent malfunction during low power supply voltage operation
- Lead-free, halogen-free\*<sup>2</sup>

\*1. For each address (Word: 8 bits)

\*2. Refer to “**■ Product Name Structure**” for details.

**■ Applications**


- IoT
- Wearable device
- Mobile phone
- Portable communication device
- Digital still camera
- Digital video camera

**■ Package**

- WLP-16A

■ Pin Configuration

**WLP-16A**  
**Bottom View**



(1.93 × 2.07 × 0.6 max.)

**Figure 1**

■ List of Pin

Pin No.	Pin name	Description
A1	TEST	Test pin
A2	SCL	Input for serial clock
A3	WP	Input for Write protect
A4	VCCH	Power supply
B1	DO7	Output port 7
B2	VSS	GND
B3	SDA	Serial data I/O
B4	DO0	Output port 0
C1	DO6	Output port 6
C2	TIMEN	Input for timer enable
C3	DO3	Output port 3
C4	DO1	Output port 1
D1	DO5	Output port 5
D2	DO4	Output port 4
D3	VCCL	Power supply for output port
D4	DO2	Output port 2

■ Block Diagram




Figure 2

## ■ General Description of Pin Function

### 1. SDA (Serial data I/O) pin

The SDA pin transmits serial data bi-directionally, is comprised of a signal input pin and a pin with Nch transistor open drain output. In use, generally, connect the SDA line to any other device which has the open-drain or open-collector output with Wired-OR connection by pulling up to V<sub>CCH</sub> by a resistor.

### 2. SCL (Input for serial clock) pin

The SCL pin is an input pin for serial clock, processes a signal at a rising/falling edge of SCL clock. Pay attention fully to the rising/falling time and comply with specifications.

### 3. WP (Input for Write protect) pin

This pin performs Write Protect to E<sup>2</sup>PROM (This pin does not have a function for Write protect to the register). Set the WP pin in V<sub>CCH</sub> when using the Write Protect function. If not, set the WP pin to GND.

### 4. TIMEN (Input for timer enable) pin

The TIMEN pin controls enable (“H”)/disable (“L”)/Start (“L”→”H”) in the timer action (inversion of digital output due to elapsed period). Refer to the description of related register in “■ Command” and “■ Condition to Start Timer” regarding details of timer action.

### 5. DO0, DO1, DO2, DO3 (Digital output) pin

These are lower 4 channels in the digital output ports. Their default values are equal to the ones of a control port register during output. These lower 4 channels are for timer action. Its output inverts after; the timer starts and delay time has elapsed.

### 6. DO4, DO5, DO6, DO7 (Digital output) pin

These are the higher 4 channels in the digital output ports. Their default values are equal to the ones of a control port register during output. These higher 4 channels have fixed output. The elapsed period does not make outputs inverted.

### 7. TEST pin

This is an input pin for testing. Connect it to the V<sub>CCH</sub> pin or GND.

### 8. VSS pin

Connect to GND.

### 9. VCCH pin

Except for the output ports, the power supply is applied to the entire circuit via this pin. Regarding the voltage's value to be applied to this pin, refer to “■ Recommended Operating Conditions”.

### 10. VCCL pin

This pin is to apply the power supply for the output ports. Regarding the voltage's value to be applied to this pin, refer to “■ Recommended Operating Conditions”.

■ Equivalent Circuit of I/O Pin

This IC's I/O pin does not have an element of pull-up or pull-down. The SDA line has an open drain output. The followings are equivalent circuits.




Figure 3 TIMEN, TEST, SCL Pin




Figure 4 SDA Pin




Figure 5 WP Pin




Figure 6 DO Pin

■ **High-level input voltage 2 ( $V_{IH2}$ ), low-level input voltage 2 ( $V_{IL2}$ )**

The SDA, SCL and TIMEN pins are low voltage input types.

In low voltage input type, even when the power supply voltage at MPU is lower than the one of the S-7760A, setting a level-shifter for an interface signal is unnecessary.

Independent of the power supply voltage,  $V_{IH2}$  and  $V_{IL2}$  are constant. Each of them is  $V_{IH2} \geq 1.5 \text{ V}$ ,  $V_{IL2} \leq 0.3 \text{ V}$ .

## ■ Absolute Maximum Ratings

Table 2

Item	Symbol	Rating	Unit
Power supply voltage 1	V <sub>CCH</sub>	-0.3 to +7.0	V
Power supply voltage 2	V <sub>CCL</sub>	-0.3 to V <sub>CCH</sub>	V
Input voltage	V <sub>IN</sub>	-0.3 to V <sub>CCH</sub> +0.3	V
Output voltage (SDA)	V <sub>OUT1</sub>	-0.3 to V <sub>CCH</sub>	V
Output voltage (DO)	V <sub>OUT2</sub>	-0.3 to V <sub>CCL</sub>	V
Operating ambient temperature	T <sub>opr</sub>	-40 to +85	°C
Storage temperature	T <sub>stg</sub>	-65 to +150	°C

**Caution** The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

## ■ Recommended Operating Conditions

Table 3

Item	Symbol	Applicable Pin	Min.	Max.	Unit
Power supply voltage	V <sub>CCH</sub>	VCCH	2.3 <sup>*1</sup>	4.5	V
Output power supply voltage	V <sub>CCL</sub>	VCCL	1.5	V <sub>CCH</sub> <sup>*2</sup>	V
High-level input voltage 1	V <sub>IH1</sub>	WP, TEST	0.7 × V <sub>CCH</sub>	V <sub>CCH</sub>	V
Low-level input voltage 1	V <sub>IL1</sub>		0.0	0.3 × V <sub>CCH</sub>	V
High-level input voltage 2	V <sub>IH2</sub>	SDA, SCL, TIMEN	1.5	V <sub>CCH</sub>	V
Low-level input voltage 2	V <sub>IL2</sub>		0.0	0.3	V

\*1. Set V<sub>CCH</sub> ≥ 2.5 V when rising VCCH and TIMEN simultaneously.

\*2. Set the voltage of VCCL as V<sub>CCH</sub> ≥ V<sub>CCL</sub>.

## ■ Pin Capacitance

Table 4

(Ta = 25°C, f = 1.0 MHz, V<sub>CCH</sub> = 3 V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
Input capacitance	C <sub>IN</sub>	SCL, WP, TIMEN, TEST	V <sub>IN</sub> = 0 V	—	10	pF
Input/output capacitance	C <sub>I/O</sub>	SDA	V <sub>I/O</sub> = 0 V	—	10	pF

## ■ Endurance

Table 5

Item	Symbol	Operation Ambient Temperature	Min.	Max.	Unit
Endurance	N <sub>w</sub>	-40 to +85°C	10 <sup>5</sup>	—	cycles / word <sup>*1</sup>

\*1. For each address (Word: 8 bits)

## ■ Data Retention

Table 6

Item	Symbol	Operation Ambient Temperature	Min.	Max.	Unit
Data retention <sup>*1</sup>	—	-40 to +85°C	10	—	year

\*1. After rewriting 10<sup>5</sup> cycles / word

■ DC Electrical Characteristics

Table 7 DC Characteristics 1

Item	Symbol	Condition *1	V <sub>CCH</sub> = V <sub>CCL</sub> = 2.3 to 4.5 V		Unit
			Min.	Max.	
Current consumption during standby	I <sub>SB</sub>	f <sub>SCL</sub> = 0 Hz	—	10.0	μA
Current consumption (READ)	I <sub>CC1</sub>	f <sub>SCL</sub> = 400 kHz	—	0.8	mA
Current consumption (WRITE)	I <sub>CC2</sub>	f <sub>SCL</sub> = 400 kHz	—	4.0	mA
Current consumption during operation of internal oscillation circuit	I <sub>CC3</sub>	f <sub>SCL</sub> = 0 Hz	—	0.8	mA

\*1. The total current consumption when V<sub>CCH</sub> = V<sub>CCL</sub>. No load on pins DO7 to 0.

Table 8 DC Characteristics 2

Item	Symbol	Pin	Condition	V <sub>CCH</sub> = 2.3 to 4.5 V		Unit
				Min.	Max.	
Input leakage current	I <sub>IZH</sub>	TEST, TIMEN, WP, SDA, SCL	V <sub>IN</sub> = V <sub>CCH</sub>	-1.0	1.0	μA
	I <sub>IZL</sub>		V <sub>IN</sub> = GND	-1.0	1.0	μA
Output leakage current	I <sub>OZH</sub>	SDA	V <sub>IN</sub> = V <sub>CCH</sub>	-1.0	1.0	μA
	I <sub>OZL</sub>		V <sub>IN</sub> = GND	-1.0	1.0	μA
Low-level output voltage	V <sub>OL1</sub>	SDA	I <sub>OL</sub> = 3.2 mA	—	0.4	V
			I <sub>OL</sub> = 1.5 mA	—	0.3	V
	V <sub>OL2</sub>	DO	I <sub>OL</sub> = 100 μA V <sub>CCL</sub> = V <sub>CCH</sub> to 1.5 V	—	0.1	V
High-level output voltage	V <sub>OH2</sub>	DO	I <sub>OH</sub> = -100 μA V <sub>CCL</sub> = V <sub>CCH</sub> to 1.5 V	V <sub>CCL</sub> -0.2	—	V



■ AC Electrical Characteristics

Table 9 Measurement Conditions

Input pulse voltage	$V_{IL} = 0.1 \times V_{CCH}, V_{IH} = 0.9 \times V_{CCH}$
Rising/falling time of input pulse	20 ns
Output reference voltage	$0.5 \times V_{CCH}$
Output load	100 pF+ Pull-up resistor 1.0 kΩ




Figure 7 Output Load Circuit

Table 10 AC Electrical Characteristics

Item	Symbol	$V_{CCH} = 2.3 \text{ to } 4.5 \text{ V}$		Unit
		Min.	Max.	
SCL clock frequency <sup>*1</sup>	$f_{SCL}$	0	400	kHz
SCL clock time "L" <sup>*1</sup>	$t_{LOW}$	1.3	—	μs
SCL clock time "H" <sup>*1</sup>	$t_{HIGH}$	0.6	—	μs
SDA output delay time <sup>*1</sup>	$t_{AA}$	—	0.9	μs
SDA output hold time <sup>*1</sup>	$t_{DH}$	50	—	ns
Start condition setup time <sup>*1</sup>	$t_{SU.STA}$	0.6	—	μs
Start condition hold time <sup>*1</sup>	$t_{HD.STA}$	0.6	—	μs
Data input setup time <sup>*1</sup>	$t_{SU.DAT}$	100	—	ns
Data input hold time <sup>*1</sup>	$t_{HD.DAT}$	0	—	ns
Stop condition setup time <sup>*1</sup>	$t_{SU.STO}$	0.6	—	μs
SCL, SDA rise time <sup>*1</sup>	$t_R$	—	0.3	μs
SCL, SDA fall time <sup>*1</sup>	$t_F$	—	0.3	μs
Bus release time <sup>*1</sup>	$t_{BUF}$	1.3	—	μs
Noise suppression time <sup>*1</sup>	$t_I$	—	50	ns

\*1. The timing is defined by 10% and 90% of the waveform.




Figure 8 Bus Timing


**Table 11 Characteristics of Period**

Item	Symbol	Min.	Typ.	Max.	Unit
Write period to E <sup>2</sup> PROM	$t_{WR}$	—	2.0	5.0	ms
Delay time accuracy (short-time setting) <sup>*1</sup>	$t_{DLY1}$	$0.8 \times T$	T	$1.2 \times T$	$\mu\text{s}$
Delay time accuracy (long-time setting) <sup>*1</sup>	$t_{DLY2}$	$0.8 \times LT$	LT	$1.2 \times LT$	$\mu\text{s}$

\*1. Refer to **Figure 13 Timer Scale Setting Register**.

T represents time reference (timer scale) in the short-time setting.

LT represents time reference (timer scale) in the long-time setting.



**Figure 9 Write Cycle Timing**

■ Device Addressing

To start communication, the master device (MPU) on the system generates a start condition for the slave device (S-7760A). After that, the master device sends a device address with 7-bit length and Read/Write instruction code with 1-bit length on the SDA bus. The higher 3 bits in a device address (DC2, DC1, DC0) are device codes, which are fixed to "100". Command is omitted if a device code does not correspond. Set the command in the following 4 bits (C3, C2, C1, C0). Next, by selecting either of Read or Write by Read/Write bit, the S-7760A sends an acknowledgement signal back. If the second byte is Read, MPU sends an acknowledgement signal back after outputting data Read with 8-bit length. If it is Write, after outputting Write data with 8-bit length, the S-7760A sends an acknowledgement signal back. To finish these sequential commands, the S-7760A generates a stop condition as its final procedure.

There is a 1-byte command for the S-7760A, but inputting the second byte as a dummy does not affect on this device addressing. In this case, the operation for the second byte is as well as for Read/Write because of the bit corresponding to Read/Write in the first byte.




Figure 10 Device Address

■ **Configuration of Command**

**Table 12 List of Command**

Command	C3	C2	C1	C0	R/ $\overline{W}$	Data							
						B7	B6	B5	B4	B3	B2	B1	B0
Reload	0	0	0	0	R/ $\overline{W}$ <sup>*1</sup>	—							
Switching access to register/E <sup>2</sup> PROM	0	0	0	1	— <sup>*2</sup>	—							
Timer enable register	0	0	1	0	$\overline{W}$	—	—	—	—	TEN3	TEN2	TEN1	TEN0
Do not use (Do not access)	0	0	1	1	—	—							
Do not use (Do not access)	0	1	0	0	—	—							
Control port	0	1	0	1	R/ $\overline{W}$ <sup>*3</sup>	CTR7	CTR6	CTR5	CTR4	CTR3	CTR2	CTR1	CTR0
Setting for timer scale	0	1	1	0	R/ $\overline{W}$ <sup>*3</sup>	TS7	TS6	TS5	TS4	TS3	TS2	TS1	TS0
Do not use (Do not access)	0	1	1	1	—	—							
Timer setting for DO0	1	0	0	0	R/ $\overline{W}$ <sup>*3</sup>	8×T	7×T	6×T	5×T	4×T	3×T	2×T	1×T
Timer setting for DO1	1	0	0	1	R/ $\overline{W}$ <sup>*3</sup>	8×T	7×T	6×T	5×T	4×T	3×T	2×T	1×T
Timer setting for DO2	1	0	1	0	R/ $\overline{W}$ <sup>*3</sup>	8×T	7×T	6×T	5×T	4×T	3×T	2×T	1×T
Timer setting for DO3	1	0	1	1	R/ $\overline{W}$ <sup>*3</sup>	8×T	7×T	6×T	5×T	4×T	3×T	2×T	1×T
Do not use (Do not access)	1	1	0	0	—	—							
Do not use (Do not access)	1	1	0	1	—	—							
Do not use (Do not access)	1	1	1	0	—	—							
Do not use (Do not access)	1	1	1	1	—	—							

\*1. R/ $\overline{W}$  = 1/0 Both execute “reload”.

\*2. It is register access mode when R/ $\overline{W}$  = 0, E<sup>2</sup>PROM access mode when R/ $\overline{W}$  = 1.

\*3. By Switching access to register/E<sup>2</sup>PROM, users can select either register or E<sup>2</sup>PROM when Read/Write. Refer to “■ Register and E<sup>2</sup>PROM”.

■ **Register and E<sup>2</sup>PROM**

This IC has an E<sup>2</sup>PROM. Data in the E<sup>2</sup>PROM is maintained despite power-off. The S-7760A has a register which corresponds to the data in the E<sup>2</sup>PROM, the S-7760A sends data to this corresponding register during power-on (releasing detection of the low voltage) and inputting the reload command. The following registers are the ones to be reloaded;

- Control port register (1-byte)
- Timer scale setting register (1-byte)
- DO3 to 0 Timer setting register (1-byte in each port, total 4 bytes)

Users are able to switch access between corresponding register and E<sup>2</sup>PROM by “Switching access to register/E<sup>2</sup>PROM” command. Immediately after power-on, the S-7760A is in “register access mode”. In this register access mode, only the register is rewritten, the E<sup>2</sup>PROM maintains the prior data. But in “E<sup>2</sup>PROM access mode”, both data in the register and the E<sup>2</sup>PROM is rewritten. In data Read, access mode data which is being selected by user; is read.

■ **Command**

1. **Reload**

This is a 1-byte command. Users can reload by inputting either of  $R/\overline{W}$  in 0/1. When inputting this command, the data corresponding to the E<sup>2</sup>PROM is loaded to the register. After completing reload, (if the condition is satisfied), the timer action starts. The reload command is not accepted during the timer action (from its start to the final invert of output). Refer to “■ **Condition to Start Timer**” regarding details.

2. **Switching access to register/E<sup>2</sup>PROM**

This is a 1-byte command. The mode is in “register access mode” when this command is  $R/\overline{W} = 0$ , “E<sup>2</sup>PROM access mode” when this command is  $R/\overline{W} = 1$ . The register corresponding to the E<sup>2</sup>PROM is the one to be reloaded. In register access mode, only the register is rewritten, the E<sup>2</sup>PROM maintains the prior data. In “E<sup>2</sup>PROM access mode”, both data in the register and E<sup>2</sup>PROM is rewritten.

3. **Timer enable register**

A timer enable register is a 4-bit register for Write only (it sends back FFh during Read). By setting each bit in the register in “1”, an oscillation circuit starts, output from the lower 4ch ports (DO3 to 0) invert after the elapsed period which is set by a timer setting register. This action is called “timer action”. This timer action starts at the point when receiving TEN0 which is LSB in the register. The bit automatically goes back in “0” after writing “1” in the timer enable register. Users cannot write in this register during the timer action (from the start to the final invert of output). This register is not the one to be reloaded, thus it does not have the data which corresponds to the E<sup>2</sup>PROM. To start a timer, Condition AND with TIMEN = High is required. Refer to “■ **Condition to Start Timer**” regarding details.





Figure 11 Timer Enable Register

- 0 : Disable to invert output
- 1 : Enable to invert output

**4. Control port register**

Control port register is an 8-bit register. Users can set output data which is from output ports (DO7 to 0). If data is "1", output is "H", and if it is "0", output is "L". This register is the one to be reloaded. Data in this register does not change even if output from the port is inverted by timer action.




**Figure 12 Control Port Register**

**5. Timer scale setting register**

The lower 4 bits are registers for timer scale setting. Users can set, whether short-time or long-time, time reference (scale) for the delay time setting at each port DO3 to 0.

The higher 4 bits are Read/Write-able bits, however, they do not affect on circuit action because DO7 to 4 have fixed output. This register is the one to be reloaded.



TSn = 1 : Timer scale DO3 to 0 Short-time setting  
 TSn = 0 : Timer scale DO3 to 0 Long-time setting

**Figure 13 Timer Scale Setting Register**

**6. DO0 to 3 Timer setting registers**

These registers are 8-bit registers which correspond to each port, with these registers, users can set delay time for the change of output at output ports (DO0 to 3). When delay time is set, its value is a multiple of timer scale. The multiple is integers 1 to 8. By setting the corresponding bits seen in **Figure 14** in "1", a multiple is selected to determine delay time. For each port, set only 1-bit in the bit that you set "1". And if setting all 8 bits in "0", output is not inverted even if the condition to start a timer matches.

MSB	B7	B6	B5	B4	B3	B2	B1	B0	LSB
DO0	8 × T	7 × T	6 × T	5 × T	4 × T	3 × T	2 × T	1 × T	
DO1	8 × T	7 × T	6 × T	5 × T	4 × T	3 × T	2 × T	1 × T	
DO2	8 × T	7 × T	6 × T	5 × T	4 × T	3 × T	2 × T	1 × T	
DO3	8 × T	7 × T	6 × T	5 × T	4 × T	3 × T	2 × T	1 × T	
	R / $\bar{W}$	R / $\bar{W}$	R / $\bar{W}$	R / $\bar{W}$	R / $\bar{W}$	R / $\bar{W}$	R / $\bar{W}$	R / $\bar{W}$	R / $\bar{W}$

**Figure 14 Timer Setting Register DO0 to 3**

**Figure 14** shows a short-time setting scale. In case of a long-time setting scale, substitute T with LT. Each timer scale is as follow;

- Short-time setting scale Typ. = T = 10 μs
- Long-time setting scale Typ. = LT = 640 μs

If setting "1" in B6 bit in the DO3 timer setting register, "1" in TS3 in the timer scale register, DO3 inverts at delay time of 70 μs (7 × 10 μs). Other examples are shown in **Figure 15**.

	MSB	B7	B6	B5	B4	B3	B2	B1	B0	LSB
Example 1		80 μs	70 μs	60 μs	50 μs	40 μs	30 μs	20 μs	10 μs	
Example 2		5.12 ms	4.48 ms	3.84 ms	3.2 ms	2.56 ms	1.92 ms	1.28 ms	0.64 ms	

- Example 1 In case of; Timer scale register "1" (short-time setting); (T = 10 μs)
- Example 2 In case of; Timer scale register "0" (long-time setting); (LT = 640 μs)

**Figure 15 Example of Using Timer Setting Register 0 to 3**

■ **Condition to Start Timer**

**Table 13 Condition to Start Timer**

Condition	Reload	TIMEN Pin	Bit TEN3 to 0
A	Start → Finish	"H"	Don't care
B	Regular status	"L" → "H"	Don't care
C	Regular status	"H"	Write "0" → "1"

The condition to start a timer is three, A/B/C.


During power-on of power supply VCCH, the S-7760A automatically reloads (transmits data from the E<sup>2</sup>PROM to the register). In this case, if TIMEN = "H", the S-7760A goes in the timer action after reloading. Thus the sequential action is; after power-on of power supply VCCH, reload → timer. This is as well if the status changed from detection to release of the low power supply voltage.

The timer action does not stop in the middle of its process even if setting TIMEN in "H" → "L" after the timer action has started. The oscillation circuit is generally being stopped, but the oscillation starts when the condition to start a timer matches. And it stops by finishing the timer action (the final invert of output).



■ Timing of Data Loading from E<sup>2</sup>PROM and Timer Action


The example of timing chart of data loading from the E<sup>2</sup>PROM and timer action is shown in Figure 16 and 17.  
 Set V<sub>CCH</sub> ≥ 2.5 V when rising VCCH and TIMEN simultaneously.



\*1. A period to define data is; the loading period from E<sup>2</sup>PROM + the period to stabilize output from DO7 to 0 pin = within 100 μs.

Figure 16 Data Loading and Timer Action Example 1

This IC goes in the status to reset the circuits when the power supply voltage decreases less than the level of the detection voltage of the circuit for prevention malfunction by low voltage (1.75 V Typ.). And the DO7 to 0 pins go in "L". After that, when the power supply voltage increases more than the level of the release voltage of the circuit for prevention malfunction by low voltage (2.05 V Typ.), data is reloaded from the E<sup>2</sup>PROM to the register, the values of DO7 to 0 pins go back to its default.



- \*1. Output from DO7 to 0 goes in "L" when the power supply voltage decreases more than the level of the detection voltage of the circuit for prevention malfunction by low voltage.
- \*2. A period to define data is; the loading period from E<sup>2</sup>PROM + the period to stabilize output from DO7 to 0 pin = within 100 μs.

**Figure 17 Data Loading and Timer Action Example 2**

■ Flowchart of Data Loading from E<sup>2</sup>PROM and Timer Action




Figure 18 Flowchart of S-7760A's Action


■ **Operation**

**1. Start condition**

A start condition starts by changing the SDA line from “H” to “L” while the SCL line is “H”. Input a start condition first when inputting a command via I<sup>2</sup>C-bus interface.

**2. Stop condition**


A stop condition starts by changing the SDA line from “L” to “H” while the SCL line is “H”. Input a stop condition in the end when inputting a command via I<sup>2</sup>C-bus interface.



**Figure 19 Start / Stop Condition**

**3. Data transfer**

The S-7760 installs data in the SDA line at a rising edge of the SCL line. Change the SDA line while the SCL line is “L” during the data transmission. If changing the SDA line while the SCL line is “H”, the S-7760A goes in the start or stop condition status.



**Figure 20 Data Transfer Timing**

#### 4. Acknowledgment

Data is transmitted sequentially in 8-bit. Changing the SDA line to "L" indicates that the devices on the system bus have received data, thus the devices send an acknowledgment signal back during the 9th clock of cycle. The S-7760A does not send an acknowledgment signal back during the Write operation.




Figure 21 Acknowledgment Output Timing

#### 5. Read operation

When this IC receives the 7-bit device address and the Read/Write instruction code "1" after receiving a start condition, it generates an acknowledgment signal. Next, data with 8-bit length is output from this IC synchronizing with the SCL clock. After that, the master device sends a stop condition, not an acknowledgment signal in order to finish the Read operation.




Figure 22 Read


**6. Write operation**

**6.1 Write**

When this IC receives the 7-bit device address and the Read/Write instruction code "0" after receiving a start condition, it generates an acknowledgment signal.

Next, after it receives the 8-bit word address and generates an acknowledgment signal, it receives a stop condition to finish the Write command.

In the Write operation to the E<sup>2</sup>PROM, the Write operation starts with a stop condition, the S-7760A finishes it after the period to Write (max. 5 ms) has elapsed. During Write to the E<sup>2</sup>PROM, all operations are inhibited to be performed and the S-7760A does not send back any acknowledgment signals for command inputs.



**Figure 23 Write**


**6.2 Write Protect**

Write protect is available in the S-7760A.

When the WP pin is connected to V<sub>CCH</sub>, the Write operation in all memory area is inhibited. When the WP pin is connected to GND, Write protect becomes invalid so that the Write operation in all memory area is accepted.

Fix the WP pin during the period; from rising of SCL at installing the last bit in Write data until the completion of Write period (max. 5 ms).

Written data in the address is not assured if the condition of the WP pin is changed during this period. Be sure to connect the WP pin to GND when you don't use Write Protect. Write Protect is valid in the range of power supply voltage.



**Figure 24 Period to Fix WP Pin**

### **6.3 Acknowledgment polling**

Acknowledge polling is used to find when the Write operation has completed. After receiving a stop condition the Write operation has once started, all operations are inhibited to be performed so that the S-7760A cannot respond to the signals transmitted from the master device. The master device sends a start condition, the device address and Read/Write instruction code to the S-7760A (slave device), and detects the response from the slave device. It is possible to find when the Write operation has completed. Thus if the slave device does not send an acknowledgment signal back, the Write operation is in progress. If it sends an acknowledgment signal back, the Write operation has completed. Fix the WP pin until an acknowledgment is confirmed. It is recommended to use the Read instruction "1" for the Read/Write instruction code transmitted from the master device during acknowledgment polling.


### **6.4 Irregular action**

In the middle of inputting Write data, if inputting a stop condition in clock less than the specified data length (8-bit), the S-7760A does not perform Write to the E<sup>2</sup>PROM. And it either does not perform Write to the E<sup>2</sup>PROM if receiving a stop condition after receiving data over 9-bit. However, data in the register has been rewritten at the point when the S-7760A has received the specified length data. Be sure not to input clock which exceeds the specified value due to noise or other causes.

■ **Example of Flowchart for Software**

1. **Read/Write in register**

The example of flowchart for software when accessing to the control port register is shown in **Figure 25**.



**Figure 25 Flowchart for Software Example 1**



2. Read/Write in E<sup>2</sup>PROM

The example of flowchart for software when accessing to the E<sup>2</sup>PROM is shown in **Figure 26**.




Figure 26 Flowchart for Software Example 2

### ■ Write Protect Function during the Low Power Supply Voltage

The S-7760A has a built-in detection circuit which operates with the low power supply voltage, cancels Write when the power supply voltage drops and power-on. Its detection voltage is 1.75 V (Typ.) and the release voltage is 2.05 V (Typ.), and its hysteresis is approx. 0.3 V.

The S-7760A cancels Write by detecting a low power supply voltage when it receives a stop condition.

Both in the data transmission and the Write operation, data in the address written during the low power supply voltage is not assured.




Figure 27 Operation during Low Power Voltage

■ How to Use S-7760A

1. SDA I/O pin and SCL input pin

In consideration of I<sup>2</sup>C-bus protocol function, the SDA I/O and SCL input pins\*1 should be connected with a pull-up resistor of 1 to 5 kΩ.

The S-7760A cannot transmit normally without using a pull-up resistor.

- \*1. In the case that the SCL input pin of the S-7760A is connected to the tri-state output pin in the master device, connect the SCL input pin with a pull-up resistor as well in order not to set the SCL input pin in high impedance. This prevents the S-7760A from error caused by high impedance from the tri-state pin when resetting the master device during the voltage drop.

2. Reset after transmission interruption

This IC does not have a pin to reset, but it generally resets the internal circuit by inputting a stop or start condition. However, in case that transmission is interrupted, for example, only the master device is reset because the power supply voltage drops during transmission; the internal circuit maintains the status before interruption. If the status is that the SDA pin outputs "L" (outputs an acknowledge signal or in Read), this IC does not perform the next operation because it cannot receive a start or stop condition from the master device. Therefore it is necessary to finish outputting an acknowledgment signal and the Read operation in SDA. **Figure 28** shows how to reset.

First, input a start condition. (While the SDA pin is outputting "L", the S-7760A does not go in the start condition but this "L" output does not affect on the slave device.) Next, input clock (27 clocks) which is equivalent to 3-byte data access from the SCL pin. During this procedure, pull up the SDA line which is connected closer to the master device. Due to this, the SDA pin's I/O prior to transmission interruption ends so that the SDA pin goes in "H". After that, by inputting a stop condition, the S-7760A returns to the status possible to perform the general transmission. It is recommended to perform this reset when you initialize, after power-on the master device. A circuit for prevention malfunction by a low power supply voltage is equipped in this IC, thus it automatically resets internally when a low voltage is applied to this IC.




Figure 28 How to Reset S-7760A

### 3. Acknowledgment check

The I<sup>2</sup>C-bus protocol includes an acknowledgment check function as a handshake function to prevent a communication error. This function allows detection of a communication failure during data communication between the master device and the S-7760A.


### 4. Built-in power-on-clear circuit

The S-7760A has a built-in power-on-clear circuit that initializes itself at the same time during power-on. Unsuccessful initialization may cause a malfunction. To operate the power-on-clear circuit normally, the following conditions must be satisfied to raise the power supply voltage.

#### 4.1 Raising power supply voltage


As shown in **Figure 29**, raise the power supply voltage from 0.2 V max., within the time defined as  $t_{RISE}$  which is the time required to reach the power supply voltage to be set.

For example, if the power supply voltage is 3.0 V,  $t_{RISE} = 100$  ms as seen in **Figure 30**. The power supply voltage must be raised within 100 ms.



- \*1. 0 V means there is no difference in potential between the VCCH pin and the VSS pin of the S-7760A.
- \*2.  $t_{INIT}$  is the time required to initialize the S-7760A. No instructions are accepted during this time.

**Figure 29 Raising Power Supply Voltage**



For example:

If your S-7760A's supply voltage = 3.0 V, raise the power supply voltage to 3.0 V within 100 ms.

**Figure 30 Raising Time of Power Supply Voltage**


When initialization is successfully completed by the power-on-clear circuit, the S-7760A enters the standby status. If the power-on-clear circuit does not operate, the followings are the possible causes.

- (1) Because the S-7760A has not completed initialization, an instruction previously input is still valid or an instruction may be inappropriately recognized. In this case, the S-7760A may perform the Write operation.
- (2) The voltage drops due to power off while the S-7760A is being accessed. Even if the master device is reset due to the low power voltage, the S-7760A may malfunction unless the conditions for the power-on-clear operation are satisfied.

**4. 2 Initialization time**

The S-7760A initializes at the same time when the power supply voltage is raised. Input instructions to the S-7760A after initialization. The S-7760A does not accept any instruction during initialization.

Figure 31 shows the initialization time of the S-7760A.




**Figure 31 Initialization Time of S-7760A**

**5. Data hold time ( $t_{HD. DAT} = 0 \text{ ns}$ )**

If SCL and SDA of the S-7760A are changed at the same time, the timing which takes to reach this IC slightly lags due to a load on the bus line. As a result, the change in the SDA precedes a falling edge of SCL so that S-7760A may recognize a start/stop condition.

To avoid this, in the S-7760A, it is recommended to set the delay time of over 0.3  $\mu\text{s}$  for a falling edge of SCL.

In its specs, it is described as the S-7760A works at 0 ns of data hold time, however, take account into the above action in actual use.



**Figure 32 Data Hold Time**

## 6. SDA pin and SCL pin noise suppression time

The S-7760A includes a built-in low-pass filter at the SDA and SCL pins to suppress noise. This filter suppresses noise with the width of less than 130 ns when the power supply voltage is 3.0 V. Refer to noise suppression time ( $t_i$ ) in **Table 10** regarding details of the assurable value.




Figure 33 Noise Suppression Time for SDA and SCL Pins

■ **Default Data in E<sup>2</sup>PROM**

Table 14 shows default data in E<sup>2</sup>PROM.

**Table 14**

E <sup>2</sup> PROM (Command code)	Default Data	Remark
Control port (0101)	D4H	–
Timer scale setting (0110)	FFH	1: Short-time, 0; Long-time
D0 timer setting (1000)	00H	1 for time that you select, 0 for others
D1 timer setting (1001)	00H	1 for time that you select, 0 for others
D2 timer setting (1010)	00H	1 for time that you select, 0 for others
D3 timer setting (1011)	00H	1 for time that you select, 0 for others



## ■ Precautions


- Semiconductor devices must be used within the absolute maximum rating. Special caution is required for the supply voltage. A momentary surge voltage exceeding the rated value may cause latch-up and malfunction. Confirm the detailed usage conditions required for each parameter by referring to the data sheet before use.
- If the S-7760A operates with moisture remaining in the circuits, a short circuit may occur between pins, causing a malfunction. When the S-7760A is taken out of the constant-low-temperature bath during evaluation, the pins of the S-7760A may be frosted. Note that, if the S-7760A is operated with the pins frosted, the pins may be short-circuited by moisture, causing a malfunction.  
The same applies when the S-7760A is used in an environment where condensation may occur, so care is required.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- ABLIC Inc. assumes no responsibility for the way in which this IC is used in products created using this IC or for the specifications of that product, nor does ABLIC Inc. assume any responsibility for any infringement of patents or copyrights by products that include this IC either in Japan or in other countries.

## ■ Precautions for WLP Package

- The side of device silicon substrate is exposed to the marking side of device package. Since this portion has lower strength against the mechanical stress than the standard plastic package, chip, crack, etc. should be careful of the handling of a package enough. Moreover, the exposed side of silicon has electrical potential of device substrate, and needs to be kept out of contact with the external potential.
- In this package, the overcoat of the resin of translucence is carried out on the side of device area. Keep it mind that it may affect the characteristic of a device when exposed a device in the bottom of a high light source.

■ **Product Name Structure**

1. **Product name**




2. **Package**

Package Name	Drawing Code		
	Package	Tape	Reel
WLP-16A	HA016-C-P-S1	HA016-C-C-SD	HA016-C-R-SD


■ Characteristics (Typical Data)

1. DC Characteristics


1.1 Current consumption (READ) ( $I_{CC1}$ ) vs. Ambient temperature ( $T_a$ )




1.2 Current consumption (READ) ( $I_{CC1}$ ) vs. Ambient temperature ( $T_a$ )




1.3 Current consumption (READ) ( $I_{CC1}$ ) vs. Ambient temperature ( $T_a$ )




1.4 Current consumption (READ) ( $I_{CC1}$ ) vs. Power supply voltage ( $V_{CCH}$ )




1.5 Current consumption (WRITE) ( $I_{CC2}$ ) vs. Ambient temperature ( $T_a$ )




1.6 Current consumption (WRITE) ( $I_{CC2}$ ) vs. Ambient temperature ( $T_a$ )




**1. 7 Current consumption (WRITE) ( $I_{CC2}$ ) vs. Ambient temperature ( $T_a$ )**




**1. 8 Current consumption (WRITE) ( $I_{CC2}$ ) vs. Power supply voltage ( $V_{CCH}$ )**




**1. 9 Current consumption during operation of Internal oscillation circuit ( $I_{CC3}$ ) vs. Ambient temperature ( $T_a$ )**




**1. 10 Current consumption during operation of Internal oscillation circuit ( $I_{CC3}$ ) vs. Ambient temperature ( $T_a$ )**




**1. 11 Current consumption during operation of Internal oscillation circuit ( $I_{CC3}$ ) vs. Ambient temperature ( $T_a$ )**




**1. 12 Current consumption during operation of Internal oscillator ( $I_{CC3}$ ) vs. Power supply voltage ( $V_{CCH}$ )**




1. 13 Current consumption during standby ( $I_{SB}$ ) vs. Ambient temperature ( $T_a$ )




1. 14 Input leakage current ( $I_{IZL}$ ) vs. Ambient temperature ( $T_a$ )




1. 15 Input leakage current ( $I_{IZH}$ ) vs. Ambient temperature ( $T_a$ )




1. 16 Output leakage current ( $I_{OZL}$ ) vs. Ambient temperature ( $T_a$ )




1. 17 Output leakage current ( $I_{OZH}$ ) vs. Ambient temperature ( $T_a$ )




1. 18 Low-level output voltage ( $V_{OL1}$ ) vs. Low-level output current ( $I_{OL}$ )




**1. 19 Low-level output voltage ( $V_{OL1}$ ) vs. Low-level output current ( $I_{OL}$ )**




**1. 20 Low-level output voltage ( $V_{OL1}$ ) vs. Low-level output current ( $I_{OL}$ )**




**1. 21 Low-level output voltage ( $V_{OL2}$ ) vs. Low-level output current ( $I_{OL}$ )**




**1. 22 Low-level output voltage ( $V_{OL2}$ ) vs. Low-level output current ( $I_{OL}$ )**




**1. 23 Low-level output voltage ( $V_{OL2}$ ) vs. Low-level output current ( $I_{OL}$ )**




**1. 24 High-level output voltage ( $V_{OH2}$ ) vs. High-level output current ( $I_{OH}$ )**




1. 25 High-level output voltage ( $V_{OH2}$ ) vs. High-level output current ( $I_{OH}$ )




1. 26 High-level output voltage ( $V_{OH2}$ ) vs. High-level output current ( $I_{OH}$ )




1. 27 High-level output voltage ( $V_{OH2}$ ) vs. High-level output current ( $I_{OH}$ )




1. 28 High-level output voltage ( $V_{OH2}$ ) vs. High-level output current ( $I_{OH}$ )




1. 29 High-level output voltage ( $V_{OH2}$ ) vs. High-level output current ( $I_{OH}$ )




1. 30 High-level input voltage 2 ( $V_{IH2}$ ) vs. Power supply voltage ( $V_{CCH}$ )




**1. 31 High-level input voltage 2 ( $V_{IH2}$ ) vs. Ambient temperature ( $T_a$ )**




**1. 32 Low-level input voltage 2 ( $V_{IL2}$ ) vs. Power supply voltage ( $V_{CCH}$ )**




**1. 33 Low-level input voltage 2 ( $V_{IL2}$ ) vs. Ambient temperature ( $T_a$ )**



**1. 34 Low power supply detection voltage ( $-V_{DET}$ ) vs. Ambient temperature ( $T_a$ )**




**1. 35 Low power supply release voltage ( $+V_{DET}$ ) vs. Ambient temperature ( $T_a$ )**






**2. AC Characteristics**


**2.1 Maximum operating frequency ( $f_{MAX}$ ) vs. Power supply voltage ( $V_{CCH}$ )**




**2.2 Write period to E<sup>2</sup>PROM ( $t_{WR}$ ) vs. Power supply voltage ( $V_{CCH}$ )**




**2.3 Write period to E<sup>2</sup>PROM ( $t_{WR}$ ) vs. Ambient temperature ( $T_a$ )**




**2.4 Write period to E<sup>2</sup>PROM ( $t_{WR}$ ) vs. Ambient temperature ( $T_a$ )**






**2.5 SDA output delay time ( $t_{AA}$ ) vs. Ambient temperature ( $T_a$ )**



**2.6 SDA output delay time ( $t_{AA}$ ) vs. Ambient temperature ( $T_a$ )**






Pin No.	Symbol
A1	TEST
A2	SCL
A3	WP
A4	VCCH
B1	DO7
B2	VSS
B3	SDA
B4	DO0
C1	DO6
C2	TIMEN
C3	DO3
C4	DO1
D1	DO5
D2	DO4
D3	VCCL
D4	DO2




No. HA016-C-P-S1-1.0

TITLE	WLP-16A-C-PKG Dimensions (S-7760A4115)
No.	HA016-C-P-S1-1.0
ANGLE	
UNIT	mm

**ABLIC Inc.**




Count mark (ø0.8, Depth 0.2)  
(Every 10 pockets)




Feed direction

No. HA016-C-C-SD-1.1

TITLE	WLP-16A-C-Carrier Tape (S-7760A)
No.	HA016-C-C-SD-1.1
ANGLE	
UNIT	mm
<b>ABLIC Inc.</b>	



Enlarged drawing in the central part



No. HA016-C-R-SD-1.0

TITLE	WLP-16A-C-Reel (S-7760A)		
No.	HA016-C-R-SD-1.0		
ANGLE		QTY.	3,000
UNIT	mm		
<b>ABLIC Inc.</b>			

## Disclaimers (Handling Precautions)

1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.  
ABLIC Inc. is not responsible for damages caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
3. ABLIC Inc. is not responsible for damages caused by the incorrect information described herein.
4. Be careful to use the products within their specified ranges. Pay special attention to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.  
ABLIC Inc. is not responsible for damages caused by failures and / or accidents, etc. that occur due to the use of the products outside their specified ranges.
5. When using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
7. The products must not be used or provided (exported) for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not responsible for any provision (export) to those whose purpose is to develop, manufacture, use or store nuclear, biological or chemical weapons, missiles, or other military use.
8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses. Do not apply the products to the above listed devices and equipments without prior written permission by ABLIC Inc. Especially, the products cannot be used for life support devices, devices implanted in the human body and devices that directly affect human life, etc.  
Prior consultation with our sales office is required when considering the above uses.  
ABLIC Inc. is not responsible for damages caused by unauthorized or unspecified use of our products.
9. Semiconductor products may fail or malfunction with some probability.  
The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.  
The entire system must be sufficiently evaluated and applied on customer's own responsibility.
10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
13. The information described herein contains copyright information and know-how of ABLIC Inc.  
The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party without the express permission of ABLIC Inc. is strictly prohibited.
14. For more details on the information described herein, contact our sales office.

2.0-2018.01