NPN General Purpose Transistor

LNST3904F3T5G
S-LNST3904F3T5G

The LNST3904F3T5G device is a spin–off of our popular SOT−23/SOT−323/SOT−563/SOT−963 three−leaded device. It is designed for general purpose amplifier applications and is housed in the SOT−1123 surface mount package. This device is ideal for low−power surface mount applications where board space is at a premium.

Features

- h_{FE}, 100−300
- Low $V_{CE(sat)}$, ≤ 0.4 V
- Reduces Board Space
- This is a Pb−Free Device
- S- Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector − Emitter Voltage	V_{CEO}	40	Vdc
Collector − Base Voltage	V_{CBO}	60	Vdc
Emitter − Base Voltage	V_{EBO}	6.0	Vdc
Collector Current − Continuous	I_C	200	mAdc

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation, T_A = 25°C Derate above 25°C	P_D (Note 1)	290 2.3	mW mW/°C
Thermal Resistance, Junction−to−Ambient	$R_{\theta JA}$ (Note 1)	432	°C/W
Total Device Dissipation, T_A = 25°C Derate above 25°C	P_D (Note 2)	347 2.8	mW mW/°C
Thermal Resistance, Junction−to−Ambient	$R_{\theta JA}$ (Note 2)	360	°C/W
Thermal Resistance, Junction−to−Lead 3	$R_{\Psi JL}$ (Note 2)	143	°C/W
Junction and Storage Temperature Range	T_J, T_{stg}	−55 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. 100 mm^2 1 oz, copper traces.
2. 500 mm^2 1 oz, copper traces.



LNST3904F3T5G



SOT−1123
CASE 524AA
STYLE 1

MARKING DIAGRAM



2 = Device Code
M = Date Code

ORDERING INFORMATION

Device	Package	Shipping†
LNST3904F3T5G **S-LNST3904F3T5G**	SOT−1123 (Pb−Free)	8000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector – Emitter Breakdown Voltage (Note 3) (I_C = 1.0 mAdc, I_B = 0)	$V_{(BR)CEO}$	40	–	Vdc
Collector – Base Breakdown Voltage (I_C = 10 μAdc, I_E = 0)	$V_{(BR)CBO}$	60	–	Vdc
Emitter – Base Breakdown Voltage (I_E = 10 μAdc, I_C = 0)	$V_{(BR)EBO}$	6.0	–	Vdc
Collector Cutoff Current (V_{CE} = 30 Vdc, V_{EB} = 3.0 Vdc)	I_{CEX}	–	50	nAdc
ON CHARACTERISTICS (Note 3)				
DC Current Gain	h_{FE}			–
(I_C = 0.1 mAdc, V_{CE} = 1.0 Vdc)		40	–	
(I_C = 1.0 mAdc, V_{CE} = 1.0 Vdc)		70	–	
(I_C = 10 mAdc, V_{CE} = 1.0 Vdc)		100	300	
(I_C = 50 mAdc, V_{CE} = 1.0 Vdc)		60	–	
(I_C = 100 mAdc, V_{CE} = 1.0 Vdc)		30	–	
Collector – Emitter Saturation Voltage	$V_{CE(sat)}$			Vdc
(I_C = 10 mAdc, I_B = 1.0 mAdc)		–	0.2	
(I_C = 50 mAdc, I_B = 5.0 mAdc)		–	0.3	
Base – Emitter Saturation Voltage	$V_{BE(sat)}$			Vdc
(I_C = 10 mAdc, I_B = 1.0 mAdc)		0.65	0.85	
(I_C = 50 mAdc, I_B = 5.0 mAdc)		–	1.0	
SMALL – SIGNAL CHARACTERISTICS				
Current – Gain – Bandwidth Product (I_C = 10 mAdc, V_{CE} = 20 Vdc, f = 100 MHz)	f_T	200	–	MHz
Output Capacitance (V_{CB} = 5.0 Vdc, I_E = 0, f = 1.0 MHz)	C_{obo}	–	4.0	pF
Input Capacitance (V_{EB} = 0.5 Vdc, I_C = 0, f = 1.0 MHz)	C_{ibo}	–	8.0	pF
Noise Figure (V_{CE} = 5.0 Vdc, I_C = 100 μAdc, R_S = 1.0 k Ω, f = 1.0 kHz)	NF	–	5.0	dB

SWITCHING CHARACTERISTICS

Characteristic	Condition	Symbol	Min	Max	Unit
Delay Time	(V_{CC} = 3.0 Vdc, V_{BE} = – 0.5 Vdc)	t_d	–	35	ns
Rise Time	(I_C = 10 mAdc, I_{B1} = 1.0 mAdc)	t_r	–	35	
Storage Time	(V_{CC} = 3.0 Vdc, I_C = 10 mAdc)	t_s	–	275	ns
Fall Time	(I_{B1} = I_{B2} = 1.0 mAdc)	t_f	–	50	

3. Pulse Test: Pulse Width ≤ 300 μs; Duty Cycle ≤ 2.0%.



Figure 1. Collector Emitter Saturation Voltage vs. Collector Current



Figure 2. DC Current Gain vs. Collector Current



Figure 3. Base Emitter Saturation Voltage vs. Collector Current



Figure 4. Base Emitter Turn−On Voltage vs. Collector Current



Figure 5. Saturation Region



Figure 6. Input Capacitance



Figure 7. Output Capacitance

PACKAGE DIMENSIONS

SOT−1123



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
A	0.34	0.37	0.40	0.013	0.015	0.016
b	0.15	0.20	0.25	0.006	0.008	0.010
b1	0.10	0.15	0.20	0.004	0.006	0.008
c	0.07	0.12	0.17	0.003	0.005	0.007
D	0.75	0.80	0.85	0.030	0.031	0.033
E	0.55	0.60	0.65	0.022	0.024	0.026
e		0.35			0.014	
H_E	0.95	1.00	1.05	0.037	0.039	0.041
L	0.05	0.10	0.15	0.002	0.004	0.006

STYLE 1:
PIN 1. BASE
2. EMITTER
3. COLLECTOR

SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS