www.DataSheet4U.com

S3C8275/F8275/C8278 /F8278/C8274/F8274

8-BIT CMOS MICROCONTROLLERS USER'S MANUAL

Revision 1.2



www.DataSheet4U.com

Important Notice

The information in this publication has been carefully checked and is believed to be entirely accurate at the time of publication. Samsung assumes no responsibility, however, for possible errors or omissions, or for any consequences resulting from the use of the information contained herein.

Samsung reserves the right to make changes in its products or product specifications with the intent to improve function or design at any time and without notice and is not required to update this documentation to reflect such changes.

This publication does not convey to a purchaser of semiconductor devices described herein any license under the patent rights of Samsung or others.

Samsung makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Samsung assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation any consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts.

Samsung products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, for other applications intended to support or sustain life, or for any other application in which the failure of the Samsung product could create a situation where personal injury or death may occur.

Should the Buyer purchase or use a Samsung product for any such unintended or unauthorized application, the Buyer shall indemnify and hold Samsung and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Samsung was negligent regarding the design or manufacture of said product.

S3C8275/F8275/C8278/F8278/C8274/F8274 8-Bit CMOS Microcontrollers User's Manual, Revision 1.2

Publication Number: 21.2-S3-C8275/F8275/C8278/F8278/C8274/F8274-082005

© 2005 Samsung Electronics

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Samsung Electronics.

Samsung Electronics' microcontroller business has been awarded full ISO-14001 certification (BSI Certificate No. FM24653). All semiconductor products are designed and manufactured in accordance with the highest quality standards and objectives.

Samsung Electronics Co., Ltd. San #24 Nongseo-Ri, Giheung- Eup Yongin-City, Gyeonggi-Do, Korea C.P.O. Box #37, Suwon 449-900

TEL: (82)-(031)-209-1934 FAX: (82)-(031)-209-1889

Home-Page URL: Http://www.samsungsemi.com Printed in the Republic of Korea

NOTIFICATION OF REVISIONS

ORIGINATOR:	Samsung Electronics, LSI Development Group, Ki-Heung, South Korea
PRODUCT NAME:	S3C8275/F8275/C8278/F8278/C8274/F8274 8-bit CMOS Microcontroller
DOCUMENT NAME:	S3C8275/F8275/C8278/F8278/C8274/F8274 User's Manual, Revision 1.2
DOCUMENT NUMBER:	21.2-S3- C8275/F8275/C8278/F8278/C8274/F8274 -082005
EFFECTIVE DATE:	August, 2005
SUMMARY:	As a result of additional product testing and evaluation, some specifications published in the S3C8275/F8275/C8278/F8278/C8274/F8274 User's Manual, Revision 1, have been changed. These changes for S3C8275/F8275/C8278/F8278/C8274/F8274 microcontroller, which are described in detail in the <i>Revision Descriptions</i> section below, are related to the followings: — Chapter 16. Embedded flash memory interface — Chapter 17. Electrical Data
DIRECTIONS:	Please note the changes in your copy (copies) of the S3C8275/F8275/C8278/ F8278/C8274/F8274 User's Manual, Revision 1. Or, simply attach the <i>Revision Descriptions</i> of the next page to S3C8275/F8275/C8278/F8278/C8274/F8274 User's Manual, Revision 1.

REVISION HISTORY

Revision	Date	Remark	
0 February, 2005 Preliminary spec for internal release only.		Preliminary spec for internal release only.	
1	April, 2005	First edition. Reviewed by Finechips.	
1.1	1.1July, 2005Second edition. Reviewed by Finechips.		
1.2 August, 2005 Third edition. Reviewed by Finechips.			

REVISION DESCRIPTIONS

1. ELECTRICAL DATA

Table 17-12. A.C. Electrical Characteristics for Internal Flash ROM

 $(T_A = -25 \degree C \text{ to } + 85 \degree C, V_{DD} = 2.0 \text{ V to } 3.6 \text{ V})$

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Programming time ⁽¹⁾	Ftp	-	30	-	-	m6
Chip erasing time ⁽²⁾	Ftp1	-	10	-	-	ms
Sector erasing time ⁽³⁾	Ftp2	-	10	-	-	ms
Data access time	Ft _{RS}	-	-	25	-	ns
Number of writing/erasing	FNwe	-	-	-	10,000 ⁽⁴⁾	Times

NOTES:

- 1. The programming time is the time during which one byte (8-bit) is programmed.
- 2. The chip erasing time is the time during which all 16K byte block is erased.
- 3. The sector erasing time is the time during which all 128 byte block is erased.
- 4. Maximum number of writing/erasing is 10,000 times for full-flash(S3F8275) and 100 times for half-flash (S3F8278/F8274).
- 5. The chip erasing is available in Tool Program Mode only.

2. CONDITION OF OPERATING VOLTAGE

Condition of operating voltage is modified "fx = 0 - 4.2MHz" to "fx = 0.4 - 4.2MHz" at 2.0V - 3.6V and "fx = 0-8MHz" to "fx = 0.4 - 8MHz" at 2.5V - 3.6V in the page 17-2.

3. CHAPTHER 16. EMBEDDED FLASH MEMORY INTERFACE

This chapter is modified for only S3F8275.

Preface

The S3C8275/F8275/C8278/F8278/C8274/F8274 *Microcontroller User's Manual* is designed for application designers and programmers who are using the S3C8275/F8275/C8278/F8278/C8274/F8274 microcontroller for application development. It is organized in two main parts:

Part I Programming Model Part II Hardware Descriptions

Part I contains software-related information to familiarize you with the microcontroller's architecture, programming model, instruction set, and interrupt structure. It has six chapters:

Chapter 1	Product Overview	Chapter 4	Control Registers
Chapter 2	Address Spaces	Chapter 5	Interrupt Structure
Chapter 3	Addressing Modes	Chapter 6	Instruction Set

Chapter 1, "Product Overview," is a high-level introduction to S3C8275/F8275/C8278/F8278/C8274/F8274 with general product descriptions, as well as detailed information about individual pin characteristics and pin circuit types.

Chapter 2, "Address Spaces," describes program and data memory spaces, the internal register file, and register addressing. Chapter 2 also describes working register addressing, as well as system stack and user-defined stack operations.

Chapter 3, "Addressing Modes," contains detailed descriptions of the addressing modes that are supported by the S3C8-series CPU.

Chapter 4, "Control Registers," contains overview tables for all mapped system and peripheral control register values, as well as detailed one-page descriptions in a standardized format. You can use these easy-to-read, alphabetically organized, register descriptions as a quick-reference source when writing programs.

Chapter 5, "Interrupt Structure," describes the S3C8275/F8275/C8278/F8278/C8274/F8274 interrupt structure in detail and further prepares you for additional information presented in the individual hardware module descriptions in Part II.

Chapter 6, "Instruction Set," describes the features and conventions of the instruction set used for all S3C8-series microcontrollers. Several summary tables are presented for orientation and reference. Detailed descriptions of each instruction are presented in a standard format. Each instruction description includes one or more practical examples of how to use the instruction when writing an application program.

A basic familiarity with the information in Part I will help you to understand the hardware module descriptions in Part II. If you are not yet familiar with the S3C8-series microcontroller family and are reading this manual for the first time, we recommend that you first read Chapters 1–3 carefully. Then, briefly look over the detailed information in Chapters 4, 5, and 6. Later, you can reference the information in Part I as necessary.

Part II "hardware Descriptions," has detailed information about specific hardware components of the S3C8275/F8275/C8278/F8278/C8274/F8274 microcontroller. Also included in Part II are electrical, mechanical, Flash MCU, and development tools data. It has 14 chapters:

Chapter 7	Clock Circuit	Chapter 14	Serial I/O Interface
Chapter 8	RESET and Power-Down	Chapter 15	Battery Level Detector
Chapter 9	I/O Ports	Chapter 16	Embedded Flash Memory Interface
Chapter 10	Basic Timer	Chapter 17	Electrical Data
Chapter 11	Timer 1	Chapter 18	Mechanical Data
Chapter 12	Watch Timer	Chapter 19	S3F8275/F8278/F8274 Flash MCU
Chapter 13	LCD Controller/Driver	Chapter 20	Development Tools

Two order forms are included at the back of this manual to facilitate customer order for S3C8275/F8275/C8278/F8278/C8274/F8274 microcontrollers: the Mask ROM Order Form, and the Mask Option Selection Form. You can photocopy these forms, fill them out, and then forward them to your local Samsung Sales Representative.

S3C8275/F8275/C8278/F8278/C8274/F8274 MICROCONTROLLER

Table of Contents

Part I — Programming Model

Chapter 1 Product Overview

S3C8-Series Microcontrollers	1-1
S3C8275/F8275/C8278/F8278/C8274/F8274 Microcontroller	1-1
Flash	1-1
Features	1-2
Block Diagram	1-3
Pin Assignment	1-4
Pin Descriptions	1-6
Pin Circuits	1-8

Chapter 2 Address Spaces

Program Memory (ROM)2-2Smart Option2-3Register Architecture2-5Register Page Pointer (PP)2-8Register Set 12-10Register Set 22-10Prime Register Space2-11Working Registers2-12Using the Register Points2-13Register Addressing2-15Common Working Register Area (COH-CFH)2-174-Bit Working Register Addressing2-188-Bit Working Register Addressing2-20System and User Stack2-22	Overview	2-1
Smart Option2-3Register Architecture2-5Register Page Pointer (PP)2-8Register Set 12-10Register Set 22-10Prime Register Space2-11Working Registers2-12Using the Register Points2-13Register Addressing2-15Common Working Register Area (COH–CFH)2-174-Bit Working Register Addressing2-188-Bit Working Register Addressing2-20	Program Memory (ROM)	2-2
Register Architecture 2-5 Register Page Pointer (PP) 2-8 Register Set 1 2-10 Register Set 2 2-10 Prime Register Space 2-11 Working Registers 2-12 Using the Register Points 2-13 Register Addressing 2-15 Common Working Register Area (COH–CFH) 2-17 4-Bit Working Register Addressing 2-18 8-Bit Working Register Addressing 2-20	Smart Option	2-3
Register Page Pointer (PP)2-8Register Set 12-10Register Set 22-10Prime Register Space2-11Working Registers2-12Using the Register Points2-13Register Addressing2-15Common Working Register Area (COH–CFH)2-174-Bit Working Register Addressing2-188-Bit Working Register Addressing2-20		
Register Set 1.2-10Register Set 2.2-10Prime Register Space.2-11Working Registers2-12Using the Register Points.2-13Register Addressing2-15Common Working Register Area (C0H–CFH)2-174-Bit Working Register Addressing.2-188-Bit Working Register Addressing.2-20		
Register Set 2. .2-10 Prime Register Space. .2-11 Working Registers .2-12 Using the Register Points. .2-13 Register Addressing .2-15 Common Working Register Area (C0H–CFH) .2-17 4-Bit Working Register Addressing. .2-18 8-Bit Working Register Addressing. .2-20		
Prime Register Space. 2-11 Working Registers 2-12 Using the Register Points. 2-13 Register Addressing 2-15 Common Working Register Area (C0H–CFH) 2-17 4-Bit Working Register Addressing 2-18 8-Bit Working Register Addressing 2-20		
Using the Register Points	Prime Register Space	2-11
Using the Register Points	Working Registers	2-12
Common Working Register Area (C0H–CFH)		
4-Bit Working Register Addressing	Register Addressing	2-15
4-Bit Working Register Addressing	Common Working Register Area (C0H–CFH)	2-17
8-Bit Working Register Addressing2-20		

Chapter 3 Addressing Modes

Overview	3-1
Register Addressing Mode (R)	3-2
Indirect Register Addressing Mode (IR)	
Indexed Addressing Mode (X)	
Direct Address Mode (DA).	
Indirect Address Mode (IA)	3-12
Relative Address Mode (RA)	
Immediate Mode (IM)	
	-

Chapter 4 Control Registers

Chapter 5 Interrupt Structure

Overview	5-1
Interrupt Types	5-2
S3C8275/C8278/C8274 Interrupt Structure	5-3
Interrupt Vector Addresses	5-4
Enable/Disable Interrupt Instructions (EI, DI)	5-6
System-Level Interrupt Control Registers	5-6
Interrupt Processing Control Points	5-7
Peripheral Interrupt Control Registers	5-8
System Mode Register (SYM)	
Interrupt Mask Register (IMR)	
Interrupt Priority Register (IPR)	
Interrupt Request Register (IRQ)	
Interrupt Pending Function Types	5-14
Interrupt Source Polling Sequence	
Interrupt Service Routines	5-15
Generating Interrupt Vector Addresses	5-16
Nesting of Vectored Interrupts	5-16
Instruction Pointer (IP)	
Fast Interrupt Processing	5-16

Chapter 6 Instruction Set

Overview	6-1
Data Types	6-1
Register Addressing	6-1
Addressing Modes	6-1
Flags Register (FLAGS)	
Flag Descriptions	
Instruction Set Notation	6-8
Condition Codes	6-12
Instruction Descriptions	

Part II Hardware Descriptions

Chapter 7 Clock Circuit

Overview	
System Clock Circuit	7-1
Main Oscillator Circuits	
Sub Oscillator Circuits	
Clock Status During Power-Down Modes	
System Clock Control Register (CLKCON)	7-4
Clock Output Control Register (CLOCON)	
Oscillator Control Register (OSCCON)	
Switching the CPU Clock	
0	

Chapter 8 RESET and Power-Down

System Reset	8-1
Overview	
Normal Mode Reset Operation	8-1
Hardware Reset Values	
Power-Down Modes	8-5
Stop Mode	8-5
Idle Mode	8-6

Chapter 9

I/O Ports

Overview	
Port Data Registers	
port 0	
port 1	
port 2	
port 3	
, Port 4	
Port 5	
Port 6	

Chapter 10 Basic Timer

Overview	
Basic Timer Control Register (BTCON)	
Basic Timer Function Description	

S3C8275/F8275/C8278/F8278/C8274/F8274 MICROCONTROLLER

Chapter 11 Timer 1

One 16-bit Timer Mode (Timer 1)	
Overview	
Function Description	
Two 8-bit Timers Mode (Timer A and B)	
Óverview	
Function Description	

Chapter 12 Watch Timer

Overview	
Watch Timer Control Register (WTCON)	
Watch Timer Circuit Diagram	

Chapter 13 LCD Controller/Driver

Overview	13-1
LCD Circuit Diagram	
LCD RAM Address Area	
LCD Control Register (LCON)	13-4
LCD Voltage Dividing Resistor	
Common (COM) Signals	
Segment (SEG) Signals	
5 () 5	

Chapter 14 Serial I/O Interface

Overview	14-1
Programming Procedure	14-1
SIO Control Registers (SIOCON)	
SIO Pre-Scaler Register (SIOPS)	
SIO Block Diagram	
Serial I/O Timing Diagram (SIO)	

Chapter 15 Battery Level Detector

Dverview		С
Battery Level Detector Control Register (BLDCON)15-2	el Detector Control Register (BLDCON)	

Chapter 16 Embedded Flash Memory Interface

Overview	
User Program Mode	
Flash Memory Control Registers (User Program Mode)	
ISP [™] (On-Board Programming) Sector	
Sector Erase	
Programming	
Reading	
Hard Lock Protection	16-11

Chapter 17 Electrical Data

Overview

Chapter 18 Mechanical Data

verview

Chapter 19 S3F8275/F8278/F8274 Flash MCU

erview1	9-1
Operating Mode Characteristics1	9-5

Chapter 20 Development Tools

rview	
SHINE	
SAMA Assembler	
SASM88	
HEX2ROM	
Target Boards	
TB8275/8/4 Target Board	
SMDS2+ Selection (SAM8)	
Idle LED	
Stop LED	

List of Figures

Figure Number

Title

1-1	Block Diagram	1-3
1-2	S3C8275/F8275/C8278/F8278/C8274/F8274 Pin Assignments (64-QFP-1420F)	
1-3	S3C8275/F8275/C8278/F8278/C8274/F8274 Pin Assignments (64-LQFP-1010)	
1-4	Pin Circuit Type A	
1-5	Pin Circuit Type B (nRESET)	
1-6	Pin Circuit Type E-4 (P0, P1)	
1-7	Pin Circuit Type H-4	
1-8	Pin Circuit Type H-8 (P2.1–P2.7, P3)	
1-9	Pin Circuit Type H-9 (P4, P5, P6)	
1-10	Pin Circuit Type H-10 (P2.0)	
2-1	Program Memory Address Space	2-2
2-2	Smart Option	2-3
2-3	Internal Register File Organization (S3C8275)	2-6
2-4	Internal Register File Organization (S3C8278/C8274)	2-7
2-5	Register Page Pointer (PP)	2-8
2-6	Set 1, Set 2, Prime Area Register, and LCD Data Register Map	
2-7	8-Byte Working Register Areas (Slices)	2-12
2-8	Contiguous 16-Byte Working Register Block	2-13
2-9	Non-Contiguous 16-Byte Working Register Block	
2-10	16-Bit Register Pair	2-15
2-11	Register File Addressing	2-16
2-12	Common Working Register Area	2-17
2-13	4-Bit Working Register Addressing	
2-14	4-Bit Working Register Addressing Example	2-19
2-15	8-Bit Working Register Addressing	
2-16	8-Bit Working Register Addressing Example	
2-17	Stack Operations	
3-1	Register Addressing	3-2
3-2	Working Register Addressing	
3-3	Indirect Register Addressing to Register File	3-3
3-4	Indirect Register Addressing to Program Memory	
3-5	Indirect Working Register Addressing to Register File	
3-6	Indirect Working Register Addressing to Program or Data Memory	3-6
3-7	Indexed Addressing to Register File	
3-8	Indexed Addressing to Program or Data Memory with Short Offset	3-8
3-9	Indexed Addressing to Program or Data Memory	
3-10	Direct Addressing for Load Instructions	
3-11	Direct Addressing for Call and Jump Instructions	
3-12	Indirect Addressing	
3-13	Relative Addressing	
3-14	Immediate Addressing	3-14
4-1	Register Description Format	4-4

List of Figures

Figure Title Page Number Number 5-1 5-2 ROM Vector Address Area.....5-4 5-3 5-4 Interrupt Function Diagram5-7 5-5 Interrupt Mask Register (IMR)5-10 5-6 Interrupt Request Priority Groups5-11 5-7 Interrupt Priority Register (IPR)5-12 5 - 8Interrupt Request Register (IRQ)5-13 5 - 9System Flags Register (FLAGS)......6-6 6-1 7-1 Crystal/Ceramic Oscillator (fx)......7-2 7-2 7-3 Crystal Oscillator (fxt, Normal)......7-2 7-4 7-5 7-6 External Oscillator (fxt)7-2 7-7 7-8 7-9 7-10 Clock Output Block Diagram7-5 7-11 7-12 S3C8275/C8278/C8274 I/O Port Data Register Format......9-2 9-1 9-2 Port 0 High-Byte Control Register (P0CONH)......9-4 Port 0 Low-Byte Control Register (P0CONL)9-4 9-3 Port 0 Pull-up Control Register (P0PUR)......9-5 9-4 External Interrupt Control Register, Low Byte (EXTICONL)......9-5 9-5 External Interrupt Pending Register (EXTIPND)......9-6 9-6 Port 1 High-Byte Control Register (P1CONH)9-8 9-7 Port 1 Low-Byte Control Register (P1CONL)9-8 9-8 Port 1 Pull-up Control Register (P1PUR)......9-9 9-9 External Interrupt Control Register, High Byte (EXTICONH)......9-9 9-10 External Interrupt Control Register, Low Byte (EXTICONL)......9-10 9-11 External Interrupt Pending Register (EXTIPND)......9-10 9-12 Port 2 High-byte Control Register (P2CONH).....9-11 9-13 Port 2 Low-byte Control Register (P2CONL).....9-12 9-14 Port 2 Pull-up Control Register (P2PUR).....9-12 9-15 Port 3 High Byte Control Register (P3CONH)9-13 9-16 9-17 Port 3 Low Byte Control Register (P3CONL)9-14 Port 3 Pull-up Control Register (P3PUR).....9-14 9-18

List of Figures (Continued)

Page Number	Title	Page Number
9-19	Port 4 High-Byte Control Register (P4CONH)	9-15
9-20	Port 4 Low-Byte Control Register (P4CONL)	
9-21	Port 5 High-Byte Control Register (P5CONH)	
9-22	Port 5 Low-Byte Control Register (P5CONL)	
9-23	Port 6 Control Register (P6CON).	
10-1	Basic Timer Control Register (BTCON)	10-2
10-2	Basic Timer Block Diagram	10-4
11-1	Timer 1/A Control Register (TACON)	11-2
11-2	Timer 1 Block Diagram (One 16-bit Mode)	11-3
11-3	Timer 1/A Control Register (TACON)	11-5
11-4	Timer B Control Register (TBCON)	11-6
11-5	Timer A Block Diagram(Two 8-bit Timers Mode)	11-7
11-6	Timer B Block Diagram (Two 8-bit Timers Mode)	11-8
12-1	Watch Timer Control Register (WTCON)	12-2
12-2	Watch Timer Circuit Diagram	12-3
13-1	LCD Function Diagram	13-1
13-2	LCD Circuit Diagram	13-2
13-3	LCD Display Data RAM Organization	13-3
13-4	LCD Control Register (LCON)	
13-5	Internal Voltage Dividing Resistor Connection	
13-6	Select/No-Select Signals in Static Display Mode	13-6
13-7	Select/No-Select Signal in 1/2 Duty, 1/2 Bias Display Mode	13-7
13-8	Select/No-Select Signal in 1/3 Duty, 1/3 Bias Display Mode	
13-9	LCD Signals and Wave Forms Example in 1/4 Duty, 1/3 Bias Display Mode	
14-1	Serial I/O Module Control Register (SIOCON)	14-2
14-2	SIO Prescaler Register (SIOPS)	
14-3	SIO Functional Block Diagram	14-3
14-4	Serial I/O Timing in Transmit/Receive Mode (Tx at falling, SIOCON.4 = 0)	14-4
14-5	Serial I/O Timing in Transmit/Receive Mode (Tx at rising, SIOCON.4 = 1)	14-4
15-1	Block Diagram for Voltage Level Detect	15-1
15-2	Battery Level Detect Circuit and Control Register	15-2
16-1	Flash Memory Control Register (FMCON)	16-2
16-2	Flash Memory User-Programming Enable Register (FMUSR)	
16-3	Flash Memory Sector Address Register, High Byte (FMSECH)	16-4
16-4	Flash Memory Sector Address Register, Low Byte (FMSECL)	
16-5	Program Memory Address Space	
16-6	Sector Configurations in User Program Mode	

List of Figures (Concluded)

Page Number	Title	Page Number
17-1 17-2 17-3 17-4 17-5	Stop Mode Release Timing When Initiated by an External Interrupt Stop Mode Release Timing When Initiated by a RESET Input Timing for External Interrupts Input Timing for RESET Serial Data Transfer Timing	17-6 17-7 17-8
17-5 17-6 17-7 17-8	LVR (Low Voltage Reset) Timing Clock Timing Measurement at X _{IN} Clock Timing Measurement at XT _{IN}	17-9 17-11
17-9	Operating Voltage Range	17-13
18-1 18-2	64-Pin QFP Package Dimensions (64-QFP-1420F) 64-Pin LQFP Package Dimensions (64-LQFP-1010)	18-2
19-1 19-2 19-3	S3F8275/F8278/F8274 Pin Assignments (64-QFP-1420F) S3F8275/F8278/F8274 Pin Assignments (64-LQFP-1010) Operating Voltage Range	19-3
20-1 20-2 20-3 20-4	SMDS Product Configuration (SMDS2+) TB8275/8/4 Target Board Configuration 40-Pin Connectors (J101, J102) for TB8275/8/4 S3E8270 Cables for 64-QFP Package	20-3 20-7

List of Tables

Table Number	Title	Page Number
1-1	S3C8275/F8275/C8278/F8278/C8274/F8274 Pin Descriptions	1-6
2-1 2-2	S3C8275 Register Type Summary S3C8278/C8274 Register Type Summary	
4-1 4-2 4-3	Set 1 Registers Set 1, Bank 0 Registers Set 1, Bank 1 Registers	4-2
5-1 5-2 5-3	Interrupt Vectors Interrupt Control Register Overview Interrupt Source Control and Data Registers	5-6
6-1 6-2 6-3 6-4 6-5 6-6	Instruction Group Summary Flag Notation Conventions Instruction Set Symbols Instruction Notation Conventions Opcode Quick Reference Condition Codes	6-8 6-8 6-9 6-10
8-1 8-2 8-3	S3C8275/C8278/C8274 Set 1 Register and Values After RESET S3C8275/C8278/C8274 Set 1, Bank 0 Register Values After RESET S3C8275/C8278/C8274 Set 1, Bank 1 Register Values After RESET	8-3
9-1 9-2	S3C8275/C8278/C8274 Port Configuration Overview Port Data Register Summary	
13-1	LCD Clock Signal Frame Frequency	13-3
15-1	BLDCON Value and Detection Level	15-2
16-1 16-2	ISP Sector Size	

List of Tables (Continued)

Table Number	Title Page Number
17-1	Absolute Maximum Ratings17-2
17-2	D.C. Electrical Characteristics17-2
17-3	Data Retention Supply Voltage in Stop Mode17-5
17-4	Input/Output Capacitance17-6
17-5	A.C. Electrical Characteristics
17-6	Battery Level Detector Electrical Characteristics
17-7	LVR (Low Voltage Reset) Electrical Characteristics17-9
17-8	Main Oscillation Characteristics17-10
17-9	Sub Oscillation Characteristics17-10
17-10	Main Oscillation Stabilization Time17-11
17-11	Sub Oscillation Stabilization Time17-12
17-12	A.C. Electrical Characteristics for Internal Flash ROM17-13
19-1	Descriptions of Pins Used to Read/Write the Flash ROM
19-2	Comparison of S3F8275/F8278/F8274 and S3C8275/C8278/C8274 Features
19-3	Operating Mode Selection Criteria19-5
19-4	D.C. Electrical Characteristics19-6
20-1	Power Selection Settings for TB8275/8/420-4
20-2	Main-clock Selection Settings for TB8275/8/420-4
20-3	Select Smart Option Source Setting for TB8275/8/420-5
20-4	Smart Option Switch Settings for TB8275/8/420-5
20-5	Device Selection Settings for TB8275/8/420-6
20-6	The SMDS2+ Tool Selection Setting

List of Programming Tips

Description

Page Number

Chapter 2: Address Spaces

Using the Page Pointer for RAM Clear (Page 0, Page 1)	2-9
Setting the Register Pointers	
Using the RPs to Calculate the Sum of a Series of Registers	
Addressing the Common Working Register Area	
Standard Stack Operations Using PUSH and POP	

Chapter 7: Clock Circuit

Switching the CPU Clock

Chapter 16: Embedded Flash Memory Interface

Sector Erase	16-8
Program	
Reading	
Hard Lock Protection	

List of Register Descriptions

Register Identifier	Full Register Name	Page Number
BLDCON	Battery Level Detector Control Register	4-5
BTCON	Basic Timer Control Register	4-6
CLKCON	System Clock Control Register	4-7
CLOCON	Clock Output Control Register	
EXTICONH	External Interrupt Control Register (High Byte)	4-9
EXTICONL	External Interrupt Control Register (Low Byte)	
EXITPND	External Interrupt Pending Register	
FLAGS	System Flags Register	
FMCON	Flash Memory Control Register	4-13
FMSECH	Flash Memory Sector Address Register (High Byte)	4-14
FMSECL	Flash Memory Sector Address Register (Low Byte)	4-14
FMUSR	Flash Memory User Programming Enable Register	4-15
IMR	Interrupt Mask Register	4-16
IPH	Instruction Pointer (High Byte)	4-17
IPL	Instruction Pointer (Low Byte)	4-17
IPR	Interrupt Priority Register	4-18
IRQ	Interrupt Request Register	4-19
LCON	LCD Control Register	4-20
OSCCON	Oscillator Control Register	4-21
POCONH	Port 0 Control Register (High Byte)	4-22
POCONL	Port 0 Control Register (Low Byte)	4-23
POPUR	Port 0 Pull-Up Control Register	4-24
P1CONH	Port 1 Control Register (High Byte)	4-25
P1CONL	Port 1 Control Register (Low Byte)	4-26
P1PUR	Port 1 Pull-up Control Register	4-27
P2CONH	Port 2 Control Register (High Byte)	4-28
P2CONL	Port 2 Control Register (Low Byte)	4-29
P2PUR	Port 2 Pull-up Control Register	4-30
P3CONH	Port 3 Control Register (High Byte)	4-31
P3CONL	Port 3 Control Register (Low Byte)	4-32
P3PUR	Port 3 Pull-up Control Register	4-33
P4CONH	Port 4 Control Register (High Byte)	4-34
P4CONL	Port 4 Control Register (Low Byte)	4-35
P5CONH	Port 5 Control Register (High Byte)	4-36
P5CONL	Port 5 Control Register (Low Byte)	4-37
P6CON	Port 6 Control Register	4-38
PP	Register Page Pointer	4-39
RP0	Register Pointer 0	4-40
RP1	Register Pointer 1	4-40
SIOCON	SIO Control Register	4-41
SPH	Stack Pointer (High Byte)	4-42
SPL	Stack Pointer (Low Byte)	4-42
STPCON	Stop Control Register	4-43
SYM	System Mode Register	4-44
TACON	Timer 1/A Control Register	4-45
TBCON	Timer B Control Register	4-46
WTCON	Watch Timer Control Register	4-47

S3C8275/F8275/C8278/F8278/C8274/F8274 MICROCONTROLLER

List of Instruction Descriptions

Instruction Mnemonic	Full Register Name	Page Number
ADC	Add with Carry	6-14
ADD	Add	6-15
AND	Logical AND	6-16
BAND	Bit AND	6-17
BCP	Bit Compare	6-18
BITC	Bit Complement	6-19
BITR	Bit Reset	6-20
BITS	Bit Set	6-21
BOR	Bit OR	6-22
BTJRF	Bit Test, Jump Relative on False	6-23
BTJRT	Bit Test, Jump Relative on True	6-24
BXOR	Bit XOR	6-25
CALL	Call Procedure	6-26
CCF	Complement Carry Flag	6-27
CLR	Clear	6-28
COM	Complement	6-29
CP	Compare	6-30
CPIJE	Compare, Increment, and Jump on Equal	6-31
CPIJNE	Compare, Increment, and Jump on Non-Equal	6-32
DA	Decimal Adjust	6-33
DEC	Decrement	6-35
DECW	Decrement Word	6-36
DI	Disable Interrupts	6-37
DIV	Divide (Unsigned)	6-38
DJNZ	Decrement and Jump if Non-Zero	6-39
EI	Enable Interrupts	6-40
ENTER	Enter	6-41
EXIT	Exit	6-42
IDLE	Idle Operation	6-43
INC	Increment	6-44
INCW	Increment Word	6-45
IRET	Interrupt Return	6-46
JP	Jump	6-47
JR	Jump Relative	6-48
LD	Load	6-49
LDB	Load Bit	6-51

S3C8275/F8275/C8278/F8278/C8274/F8274 MICROCONTROLLER

List of Instruction Descriptions (Continued)

Full Register Name

Page Number

LDC/LDE	Load Memory
LDCD/LDED	Load Memory and Decrement
LDCI/LDEI	Load Memory and Increment6-55
LDCPD/LDEPD	Load Memory with Pre-Decrement6-56
LDCPI/LDEPI	Load Memory with Pre-Increment
LDW	Load Word6-58
MULT	Multiply (Unsigned)6-59
NEXT	Next6-60
NOP	No Operation6-61
OR	Logical OR6-62
POP	Pop from Stack
POPUD	Pop User Stack (Decrementing)6-64
POPUI	Pop User Stack (Incrementing)6-65
PUSH	Push to Stack6-66
PUSHUD	Push User Stack (Decrementing)6-67
PUSHUI	Push User Stack (Incrementing)6-68
RCF	Reset Carry Flag6-69
RET	Return
RL	Rotate Left
RLC	Rotate Left through Carry6-72
RR	Rotate Right6-73
RRC	Rotate Right through Carry6-74
SB0	Select Bank 06-75
SB1	Select Bank 16-76
SBC	Subtract with Carry6-77
SCF	Set Carry Flag6-78
SRA	Shift Right Arithmetic6-79
SRP/SRP0/SRP1	Set Register Pointer6-80
STOP	Stop Operation6-81
SUB	Subtract
SWAP	Swap Nibbles
TCM	Test Complement under Mask
ТМ	Test under Mask6-85
WFI	Wait for Interrupt6-86
XOR	Logical Exclusive OR6-87

Instruction

Mnemonic

PRODUCT OVERVIEW

S3C8-SERIES MICROCONTROLLERS

Samsung's S3C8 series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various mask-programmable ROM sizes. Among the major CPU features are:

- Efficient register-oriented architecture
- Selectable CPU clock sources
- Idle and Stop power-down mode release by interrupt or reset
- Built-in basic timer with watchdog function

A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum of four CPU clocks) can be assigned to specific interrupt levels.

S3C8275/F8275/C8278/F8278/C8274/F8274 MICROCONTROLLER

The S3C8275/F8275/C8278/F8278/C8274/F8274 single-chip CMOS microcontrollers are fabricated using the highly advanced CMOS process, based on Samsung's latest CPU architecture.

The S3C8275/C8278/C8274 is a microcontroller with a 16/8/4K-byte mask-programmable ROM embedded.

The S3F8275/F8278/F8274 is a microcontroller with a 16/8/4K-byte flash ROM embedded.

Using a proven modular design approach, Samsung engineers have successfully developed the S3C8275/F8275/C8278/F8278/C8274/F8274 by integrating the following peripheral modules with the powerful SAM8 core:

- Seven programmable I/O ports, including six 8-bit ports and one 4-bit port, for a total of 52 pins.
- Eight bit-programmable pins for external interrupts.
- One 8-bit basic timer for oscillation stabilization and watchdog function (system reset).
- Two 8-bit timer/counter with selectable operating modes.
- Watch timer for real time

FLASH

The S3F8275/F8278/F8274 are FLASH version of the S3C8275/C8278/C8274 microcontroller. The S3F8275/F8278/F8274 microcontroller has an on-chip FLASH ROM instead of a masked ROM. The S3F8275/F8278/F8274 is comparable to the S3C8275/C8278/C8274, both in function and in pin configuration. The S3F8275 only is a full flash. The full flash means that data can be written into the program ROM by an instruction.



FEATURES

CPU

SAM88RC CPU core

Memory

- Program Memory(ROM)
 - 16K×8 bits program memory(S3C8275/F8275)
 - 8K×8 bits program memory(S3C8278/F8278)
 - 4K×8 bits program memory(S3C8274/F8274)
 - Internal flash memory(Program memory)
 - v Sector size: 128 Bytes
 - v 10 Years data retention
 - v Fast programming time:
 - + Chip erase: 10ms
 - + Sector erase: 10ms
 - + Byte program: 30us
 - v User programmable by 'LDC' instruction
 - v Endurance: 10,000 erase/program cycles
 - v Sector(128-bytes) erase available
 - v Byte programmable
 - v External serial programming support
 - v Expandable OBP[™](On board program) sector
- Data Memory (RAM)
 - Including LCD display data memory
 - 544 \times 8 bits data memory(S3C8275/F8275)
 - 288×8 bits data memory(S3C8278/F8278)
 - 288 \times 8 bits data memory(S3C8274/F8274)

Instruction Set

- 78 instructions
- Idle and Stop instructions added for power-down modes

52 I/O Pins

- I/O: 16 pins
- I/O: 36 pins (Sharing with LCD signal outputs)

Interrupts

- 8 interrupt levels and 12 interrupt sources
- Fast interrupt processing feature

8-Bit Basic Timer

- Watchdog timer function
- 4 kinds of clock source

Two 8-Bit Timer/Counters

- Programmable interval timer
- External event counter function
- Configurable as one 16-bit timer/counters

Watch Timer

- Interval time: 3.91mS, 0.25S, 0.5S, and 1S at 32.768 kHz
- 0.5/1/2/4 kHz Selectable buzzer output

LCD Controller/Driver

- 32 segments and 4 common terminals
- Static, 1/2 duty, 1/3 duty, and 1/4 duty selectable
- Internal resistor circuit for LCD bias

8-bit Serial I/O Interface

- 8-bit transmit/receive mode
- 8-bit receive mode
- LSB-first or MSB-first transmission selectable
- Internal or External clock source

Battery Level Detector

- 3-criteria voltage selectable (2.2V, 2.4V, 2.8V)
- En/Disable by software for current consumption source

Low Voltage Reset (LVR)

- Criteria voltage: 2.2V
- En/Disable by smart option (ROM address: 3FH)

Two Power-Down Modes

- Idle: only CPU clock stops
- Stop: selected system clock and CPU clock stop

Oscillation Sources

- Crystal, ceramic, or RC for main clock
- Main clock frequency: 0.4 MHz 8 MHz
- 32.768 kHz crystal for sub clock

Instruction Execution Times

• 500nS at 8 MHz fx(minimum)

Operating Voltage Range

- 2.0 V to 3.6 V at 0.4 4.2 MHz
- 2.5 V to 3.6 V at 0.4 8.0 MHz

Operating Temperature Range

• -25 °C to +85 °C

Package Type

• 64-QFP-1420F, 64-LQFP-1010

Smart Option

- Low Voltage Reset(LVR) level and enable/disable are at your hardwired option (ROM address 3FH)
- ISP related option selectable (ROM address 3EH)



BLOCK DIAGRAM




Figure 1-1. Block Diagram



PIN ASSIGNMENT




Figure 1-2. S3C8275/F8275/C8278/F8278/C8274/F8274 Pin Assignments (64-QFP-1420F)






Figure 1-3. S3C8275/F8275/C8278/F8278/C8274/F8274 Pin Assignments (64-LQFP-1010)



PIN DESCRIPTIONS

Pin Names	Pin Type	Pin Description	Circuit Type	Pin No.	Shared Functions
P0.0–P0.2 P0.3 P0.4 P0.5 P0.6 P0.7	I/O	I/O port with bit-programmable pins; Schmitt trigger input or push-pull, open-drain output and software assignable pull-ups; P0.0–P0.2 are alternately used for external interrupt input(noise filters, interrupt enable and pending control).	E-4	18–20 21 22 23 24 25	INT0-INT2 T1CLK TAOUT TBOUT CLKOUT BUZ
P1.0 P1.1 P1.2 P1.3–P1.7	I/O	I/O port with bit-programmable pins; Schmitt trigger input or push-pull, open-drain output and software assignable pull-ups; P1.3–P1.7 are alternately used for external interrupt input(noise filters, interrupt enable and pending control).	E-4	26 27 28 29–33	SCK SO SI INT3–INT7
P2.0 P2.1–P2.7	I/O	I/O port with bit-programmable pins; Input or push-pull, open-drain output and software assignable pull-ups.	H-10 H-8	34 35–41	SEG31/V _{BLDREF} SEG30–SEG24
P3.0–P3.7	I/O	I/O port with bit-programmable pins; Input or push-pull, open-drain output and software assignable pull-ups.	H-8	42–49	SEG23–SEG16
P4.0–P4.7 P5.0–P5.7 P6.0–P6.3	I/O	I/O port with bit-programmable pins; Input or push-pull output and software assignable pull-ups.	H-9	50–57 58–64, 1 2–5	SEG15–SEG8 SEG7–SEG0 COM0–COM3

Table 1-1. S3C8275/F8275/C8278/F8278/C8274/F8274 Pin Descriptions



Pin	Pin	Pin	Circuit	Pin	Shared
Names	Туре	Description	Туре	No.	Functions
VLC0-VLC2	-	LCD power supply pins.	-	6–8	-
INT0-INT2 INT3-INT7	I/O	External interrupts input pins.	E-4	18–20 29–33	P0.0–P0.2 P1.3–P1.7
T1CLK	I/O	Timer 1/A external clock input.	E-4	21	P0.3
TAOUT	I/O	Timer 1/A clock output.	E-4	22	P0.4
TBOUT	I/O	Timer B clock output.	E-4	23	P0.5
CLKOUT	I/O	System clock output.	E-4	24	P0.6
BUZ	I/O	Output pin for buzzer signal.	E-4	25	P0.7
SCK, SO, SI	I/O	Serial clock, data output, and data input.	E-4	26,27,28	P1.0, P1.1, P1.2
COM0–COM3	I/O	LCD common signal outputs.	H-9	2–5	P6.0–P6.3
SEG0-SEG15 SEG16-SEG30 SEG31	I/O	LCD segment signal outputs.	H-9 H-8 H-10	1,64– 50 49–35 34	P5.7–P4.0 P3.7–P2.1 P2.0/V _{BLDREF}
V _{BLDREF}	I/O	Battery level detector reference voltage	H-10	34	P2.0/SEG31
V _{REG}	0	Regulator voltage output for sub clock (needed 0.1uF)	-	17	_
nRESET	Ι	System reset pin	В	16	_
XT _{IN} , XT _{OUT}	-	Sub oscillator pins	-	14, 15	_
X _{IN} , X _{OUT}	_	Main oscillator pins.	_	12, 11	-
TEST	Ι	Test input: it must be connected to V_{SS}	-	13	_
V_{DD}, V_{SS}	-	Power input pins	-	9, 10	-

Table 1-1. S3C8275/F8275/C8278/F8278/C8274/F8274 Pin Descriptions (Continued)



PIN CIRCUITS





Figure 1-4. Pin Circuit Type A








Figure 1-6. Pin Circuit Type E-4 (P0, P1)






Figure 1-7. Pin Circuit Type H-4




Figure 1-8. Pin Circuit Type H-8 (P2.1–P2.7, P3)






Figure 1-9. Pin Circuit Type H-9 (P4, P5, P6)






Figure 1-10. Pin Circuit Type H-10 (P2.0)



2 ADDRESS SPACES

OVERVIEW

The S3C8275/C8278/C8274 microcontroller has two types of address space:

- Internal program memory (ROM)
- Internal register file

A 16-bit address bus supports program memory operations. A separate 8-bit register bus carries addresses and data between the CPU and the register file.

The S3C8275 has an internal 16-Kbyte mask-programmable ROM. The S3C8278 has an internal 8-Kbyte mask-programmable ROM. The S3C8274 has an internal 4-Kbyte mask-programmable ROM.

The 256-byte physical register space is expanded into an addressable area of 320 bytes using addressing modes.

A 16-byte LCD display register file is implemented.

There are 605 mapped registers in the internal register file. Of these, 528 are for general-purpose.

(This number includes a 16-byte working register common area used as a "scratch area" for data operations, two 192-byte prime register areas, and two 64-byte areas (Set 2)). Thirteen 8-bit registers are used for the CPU and the system control, and 48 registers are mapped for peripheral controls and data registers. Nineteen register locations are not mapped.



PROGRAM MEMORY (ROM)

Program memory (ROM) stores program codes or table data. The S3C8275 has 16K bytes internal mask-programmable program memory, the S3C8278 has 8K bytes, the S3C8274 has 4K bytes.

The first 256 bytes of the ROM (0H–0FFH) are reserved for interrupt vector addresses. Unused locations in this address range can be used as normal program memory. If you use the vector address area to store a program code, be careful not to overwrite the vector addresses stored in these locations.

The ROM address at which a program execution starts after a reset is 0100H in the S3C8275/C8278/C8274.

The reset address of ROM can be changed by a smart option only in the S3F8275 (Full-Flash Device). Refer to the chapter 16. Embedded Flash Memory Interface for more detail contents.




Figure 2-1. Program Memory Address Space



S3C8275/F8275/C8278/F8278/C8274/F8274

SMART OPTION




Figure 2-2. Smart Option



Smart option is the ROM option for start condition of the chip. The ROM address used by smart option is from 003CH to 003FH.

The ISP of smart option (003EH) is available in the S3F8275 only. The default value of ROM address 003EH is FFH. And ROM address 003EH should be kept FFH when used the S3C8275/F8275/C8278/F8278/C8274/F8274.

The LVR of smart option (003FH) is available in all the device, S3C8275/F8275/C8278/F8278/C8274/F8274. The default value of ROM address 003FH is FFH.



REGISTER ARCHITECTURE

In the S3C8275/C8278/C8274 implementation, the upper 64-byte area of register files is expanded two 64-byte areas, called *set 1* and *set 2*. The upper 32-byte area of set 1 is further expanded two 32-byte register banks (bank 0 and bank 1), and the lower 32-byte area is a single 32-byte common area.

In case of S3C8275 the total number of addressable 8-bit registers is 605. Of these 605 registers, 13 bytes are for CPU and system control registers, 16 bytes are for LCD data registers, 48 bytes are for peripheral control and data registers, 16 bytes are used as a shared working registers, and 512 registers are for general-purpose use, page 0-page 1 (in case of S3C8278/C8274, page 0).

You can always address set 1 register locations, regardless of which of the two register pages is currently selected. Set 1 locations, however, can only be addressed using register addressing modes.

The extension of register space into separately addressable areas (sets, banks, and pages) is supported by various addressing mode restrictions, the select bank instructions, SB0 and SB1, and the register page pointer (PP).

Specific register types and the area (in bytes) that they occupy in the register file are summarized in Table 2-1.

Register Type	Number of Bytes	
General-purpose registers (including the 16-byte common working register area, two 192-byte prime register area, and two 64-byte set 2 area)	528	
LCD data registers	16	
CPU and system control registers	13	
Mapped clock, peripheral, I/O control, and data registers	48	
Total Addressable Bytes	605	

Table 2-1. S3C8275 Register Type Summary

Table 2-2. S3C8278/C8274 Register Type Summary

Register Type	Number of Bytes
General-purpose registers (including the 16-byte common working register area, one 192-byte prime register area, and one 64-byte set 2 area)	272
LCD data registers	16
CPU and system control registers	13
Mapped clock, peripheral, I/O control, and data registers	48
Total Addressable Bytes	349






Figure 2-3. Internal Register File Organization (S3C8275)






Figure 2-4. Internal Register File Organization (S3C8278/C8274)



REGISTER PAGE POINTER (PP)

The S3C8-series architecture supports the logical expansion of the physical 256-byte internal register file (using an 8-bit data bus) into as many as 16 separately addressable register pages. Page addressing is controlled by the register page pointer (PP, DFH). In the S3C8275/C8278/C8274 microcontroller, a paged register file expansion is implemented for LCD data registers, and the register page pointer must be changed to address other pages.

After a reset, the page pointer's source value (lower nibble) and the destination value (upper nibble) are always "0000", automatically selecting page 0 as the source and destination page for register addressing.




Figure 2-5. Register Page Pointer (PP)



~

PROG	RAMMING TI	P — Using the Page Point	er	for RAM Clear (Page 0, Page 1)
	LD	PP,#00H	;	Destination \leftarrow 0, Source \leftarrow 0
	SRP	#0C0H		
RAMCL0	LD CLR DJNZ	R0,#0FFH @R0 R0,RAMCL0	;	Page 0 RAM clear starts
	CLR	@R0	;	R0 = 00H
	LD	PP,#10H	;	Destination \leftarrow 1, Source \leftarrow 0
RAMCL1	LD CLR DJNZ CLR	R0,#0FFH @R0 R0,RAMCL1 @R0	;	Page 1 RAM clear starts R0 = 00H
	ULK	WNU	,	

NOTE: You should refer to page 6-39 and use DJNZ instruction properly when DJNZ instruction is used in your program.



REGISTER SET 1

The term set 1 refers to the upper 64 bytes of the register file, locations C0H-FFH.

The upper 32-byte area of this 64-byte space (E0H–FFH) is expanded two 32-byte register banks, *bank 0* and *bank 1*. The set register bank instructions, SB0 or SB1, are used to address one bank or the other. A hardware reset operation always selects bank 0 addressing.

The upper two 32-byte areas (bank 0 and bank 1) of set 1 (E0H–FFH) contains 48 mapped system and peripheral control registers. The lower 32-byte area contains 16 system registers (D0H–DFH) and a 16-byte common working register area (C0H–CFH). You can use the common working register area as a "scratch" area for data operations being performed in other areas of the register file.

Registers in set 1 locations are directly accessible at all times using Register addressing mode. The 16-byte working register area can only be accessed using working register addressing (For more information about working register addressing, please refer to Chapter 3, "Addressing Modes.")

REGISTER SET 2

The same 64-byte physical space that is used for set 1 locations C0H–FFH is logically duplicated to add another 64 bytes of register space. This expanded area of the register file is called set 2. For the S3C8275, the set 2 address range (C0H–FFH) is accessible on pages 0–1. S3C8278/C8274, the set 2 address range (C0H–FFH) is accessible on page 0.

The logical division of set 1 and set 2 is maintained by means of addressing mode restrictions. You can use only Register addressing mode to access set 1 locations. In order to access registers in set 2, you must use Register Indirect addressing mode or Indexed addressing mode.

The set 2 register area is commonly used for stack operations.



PRIME REGISTER SPACE

The lower 192 bytes (00H–BFH) of the S3C8275/C8278/C8274's two or one 256-byte register pages is called *prime register area.* Prime registers can be accessed using any of the seven addressing modes (see Chapter 3, "Addressing Modes.")

The prime register area on page 0 is immediately addressable following a reset. In order to address prime registers on pages 0, 1, or 2 you must set the register page pointer (PP) to the appropriate source and destination values.




Figure 2-6. Set 1, Set 2, Prime Area Register, and LCD Data Register Map



WORKING REGISTERS

Instructions can access specific 8-bit registers or 16-bit register pairs using either 4-bit or 8-bit address fields. When 4-bit working register addressing is used, the 256-byte register file can be seen by the programmer as one that consists of 32 8-byte register groups or "slices." Each slice comprises of eight 8-bit registers.

Using the two 8-bit register pointers, RP1 and RP0, two working register slices can be selected at any one time to form a 16-byte working register block. Using the register pointers, you can move this 16-byte register block anywhere in the addressable register file, except the set 2 area.

The terms slice and block are used in this manual to help you visualize the size and relative locations of selected working register spaces:

- One working register *slice* is 8 bytes (eight 8-bit working registers, R0-R7 or R8-R15)
- One working register *block* is 16 bytes (sixteen 8-bit working registers, R0–R15)

All the registers in an 8-byte working register slice have the same binary value for their five most significant address bits. This makes it possible for each register pointer to point to one of the 24 slices in the register file. The base addresses for the two selected 8-byte register slices are contained in register pointers RP0 and RP1.

After a reset, RP0 and RP1 always point to the 16-byte common area in set 1 (C0H–CFH).




Figure 2-7. 8-Byte Working Register Areas (Slices)



USING THE REGISTER POINTS

Register pointers RP0 and RP1, mapped to addresses D6H and D7H in set 1, are used to select two movable 8-byte working register slices in the register file. After a reset, they point to the working register common area: RP0 points to addresses C0H–C7H, and RP1 points to addresses C8H–CFH.

To change a register pointer value, you load a new value to RP0 and/or RP1 using an SRP or LD instruction. (see Figures 2-8 and 2-9).

With working register addressing, you can only access those two 8-bit slices of the register file that are currently pointed to by RP0 and RP1. You cannot, however, use the register pointers to select a working register space in set 2, C0H–FFH, because these locations can be accessed only using the Indirect Register or Indexed addressing modes.

The selected 16-byte working register block usually consists of two contiguous 8-byte slices. As a general programming guideline, it is recommended that RP0 point to the "lower" slice and RP1 point to the "upper" slice (see Figure 2-8). In some cases, it may be necessary to define working register areas in different (non-contiguous) areas of the register file. In Figure 2-9, RP0 points to the "upper" slice and RP1 to the "lower" slice.

Because a register pointer can point to either of the two 8-byte slices in the working register block, you can flexibly define the working register area to support program requirements.

PROGRAMMING TIP — Setting the Register Pointers

SRP	#70H	;	$RP0 \leftarrow 7$	′0H, RP1 ← 78H
SRP1	#48H	;	$RP0 \leftarrow n$	o change, RP1 \leftarrow 48H,
SRP0	#0A0H	;	$RP0 \leftarrow A$	$0H, RP1 \leftarrow no change$
CLR	RP0	;	$RP0 \leftarrow 0$	0H, RP1 ← no change
LD	RP1,#0F8H	;	$RP0 \leftarrow n$	o change, RP1 \leftarrow 0F8H




Figure 2-8. Contiguous 16-Byte Working Register Block






Figure 2-9. Non-Contiguous 16-Byte Working Register Block

PROGRAMMING TIP — Using the RPs to Calculate the Sum of a Series of Registers

Calculate the sum of registers 80H–85H using the register pointer. The register addresses from 80H through 85H contain the values 10H, 11H, 12H, 13H, 14H, and 15H respectively:

SRP0	#80H	; RP0 ← 80H
ADD	R0,R1	; R0 \leftarrow R0 + R1
ADC	R0,R2	; R0 \leftarrow R0 + R2 + C
ADC	R0,R3	; R0 \leftarrow R0 + R3 + C
ADC	R0,R4	; R0 \leftarrow R0 + R4 + C
ADC	R0,R5	; R0 \leftarrow R0 + R5 + C

The sum of these six registers, 6FH, is located in the register R0 (80H). The instruction string used in this example takes 12 bytes of instruction code and its execution time is 36 cycles. If the register pointer is not used to calculate the sum of these registers, the following instruction sequence would have to be used:

ADD	80H,81H	; 80H ← (80H) + (81H)
ADC	80H,82H	; 80H \leftarrow (80H) + (82H) + C
ADC	80H,83H	; 80H ← (80H) + (83H) + C
ADC	80H,84H	; 80H \leftarrow (80H) + (84H) + C
ADC	80H,85H	; 80H ← (80H) + (85H) + C

Now, the sum of the six registers is also located in register 80H. However, this instruction string takes 15 bytes of instruction code rather than 12 bytes, and its execution time is 50 cycles rather than 36 cycles.



REGISTER ADDRESSING

The S3C8-series register architecture provides an efficient method of working register addressing that takes full advantage of shorter instruction formats to reduce execution time.

With Register (R) addressing mode, in which the operand value is the content of a specific register or register pair, you can access any location in the register file except for set 2. With working register addressing, you use a register pointer to specify an 8-byte working register space in the register file and an 8-bit register within that space.

Registers are addressed either as a single 8-bit register or as a paired 16-bit register space. In a 16-bit register pair, the address of the first 8-bit register is always an even number and the address of the next register is always an odd number. The most significant byte of the 16-bit data is always stored in the even-numbered register, and the least significant byte is always stored in the next (+1) odd-numbered register.

Working register addressing differs from Register addressing as it uses a register pointer to identify a specific 8-byte working register space in the internal register file and a specific 8-bit register within that space.




Figure 2-10. 16-Bit Register Pair






Figure 2-11. Register File Addressing




COMMON WORKING REGISTER AREA (C0H-CFH)

After a reset, register pointers RP0 and RP1 automatically select two 8-byte register slices in set 1, locations C0H– CFH, as the active 16-byte working register block:

 $\text{RP0} \ \rightarrow \ \text{C0H-C7H}$

 $\mathsf{RP1} \ \rightarrow \ \mathsf{C8H-CFH}$

This 16-byte address range is called *common area*. That is, locations in this area can be used as working registers by operations that address any location on any page in the register file. Typically, these working registers serve as temporary buffers for data operations between different pages.



SAM SUN 6

PROGRAMMING TIP — Addressing the Common Working Register Area

As the following examples show, you should access working registers in the common area, locations C0H–CFH, using working register addressing mode only.

Examples	1. LD	0C2H,40H	;	Invalid addressing mode!
	Use worl	king register addressing inst	tead:	
	SRP	#0C0H		
	LD	R2,40H	;	R2 (C2H) \rightarrow the value in location 40H
	2. ADD	0C3H,#45H	;	Invalid addressing mode!
	Use worl	king register addressing inst	tead:	
	SRP	#0C0H		
	ADD	R3,#45H	;	R3 (C3H) \rightarrow R3 + 45H

4-BIT WORKING REGISTER ADDRESSING

Each register pointer defines a movable 8-byte slice of working register space. The address information stored in a register pointer serves as an addressing "window" that makes it possible for instructions to access working registers very efficiently using short 4-bit addresses. When an instruction addresses a location in the selected working register area, the address bits are concatenated in the following way to form a complete 8-bit address:

- The high-order bit of the 4-bit address selects one of the register pointers ("0" selects RP0, "1" selects RP1).
- The five high-order bits in the register pointer select an 8-byte slice of the register space.
- The three low-order bits of the 4-bit address select one of the eight registers in the slice.

As shown in Figure 2-13, the result of this operation is that the five high-order bits from the register pointer are concatenated with the three low-order bits from the instruction address to form the complete address. As long as the address stored in the register pointer remains unchanged, the three bits from the address will always point to an address in the same 8-byte register slice.

Figure 2-14 shows a typical example of 4-bit working register addressing. The high-order bit of the instruction "INC R6" is "0", which selects RP0. The five high-order bits stored in RP0 (01110B) are concatenated with the three low-order bits of the instruction's 4-bit address (110B) to produce the register address 76H (01110110B).






Figure 2-13. 4-Bit Working Register Addressing




Figure 2-14. 4-Bit Working Register Addressing Example



8-BIT WORKING REGISTER ADDRESSING

You can also use 8-bit working register addressing to access registers in a selected working register area. To initiate 8-bit working register addressing, the upper four bits of the instruction address must contain the value "1100B." This 4-bit value (1100B) indicates that the remaining four bits have the same effect as 4-bit working register addressing.

As shown in Figure 2-15, the lower nibble of the 8-bit address is concatenated in much the same way as for 4-bit addressing: Bit 3 selects either RP0 or RP1, which then supplies the five high-order bits of the final address; the three low-order bits of the complete address are provided by the original instruction.

Figure 2-16 shows an example of 8-bit working register addressing. The four high-order bits of the instruction address (1100B) specify 8-bit working register addressing. Bit 4 ("1") selects RP1 and the five high-order bits in RP1 (10101B) become the five high-order bits of the register address. The three low-order bits of the register address (011) are provided by the three low-order bits of the 8-bit instruction address. The five address bits from RP1 and the three address bits from the instruction are concatenated to form the complete register address, 0ABH (1010101B).




Figure 2-15. 8-Bit Working Register Addressing






Figure 2-16. 8-Bit Working Register Addressing Example



SYSTEM AND USER STACK

The S3C8-series microcontrollers use the system stack for data storage, subroutine calls and returns. The PUSH and POP instructions are used to control system stack operations. The S3C8275/C8278/C8274 architecture supports stack operations in the internal register file.

Stack Operations

Return addresses for procedure calls, interrupts, and data are stored on the stack. The contents of the PC are saved to stack by a CALL instruction and restored by the RET instruction. When an interrupt occurs, the contents of the PC and the FLAGS register are pushed to the stack. The IRET instruction then pops these values back to their original locations. The stack address value is always decreased by one before a push operation and increased by one *after* a pop operation. The stack pointer (SP) always points to the stack frame stored on the top of the stack, as shown in Figure 2-17.




Figure 2-17. Stack Operations

User-Defined Stacks

You can freely define stacks in the internal register file as data storage locations. The instructions PUSHUI, PUSHUD, POPUI, and POPUD support user-defined stack operations.

Stack Pointers (SPL, SPH)

Register locations D8H and D9H contain the 16-bit stack pointer (SP) that is used for system stack operations. The most significant byte of the SP address, SP15–SP8, is stored in the SPH register (D8H), and the least significant byte, SP7–SP0, is stored in the SPL register (D9H). After a reset, the SP value is undetermined.

Because only internal memory space is implemented in the S3C8275/C8278/C8274, the SPL must be initialized to an 8-bit value in the range 00H–FFH. The SPH register is not needed and can be used as a general-purpose register, if necessary.

When the SPL register contains the only stack pointer value (that is, when it points to a system stack in the register file), you can use the SPH register as a general-purpose data register. However, if an overflow or underflow condition occurs as a result of increasing or decreasing the stack address value in the SPL register during normal stack operations, the value in the SPL register will overflow (or underflow) to the SPH register, overwriting any other data that is currently stored there. To avoid overwriting data in the SPH register, you can initialize the SPL value to "FFH" instead of "00H".



Programming TIP — Standard Stack Operations Using PUSH and POP

The following example shows you how to perform stack operations in the internal register file using PUSH and POP instructions:

LD	SPL,#0FFH	; SPL ← FFH ; (Normally, the SPL is set to 0FFH by the initialization ; routine)
•		
•		
•		
PUSH	PP	; Stack address 0FEH \leftarrow PP
PUSH	RP0	; Stack address 0FDH \leftarrow RP0
PUSH	RP1	; Stack address 0FCH \leftarrow RP1
PUSH	R3	; Stack address 0FBH \leftarrow R3
•		
•		
•		
POP	R3	; R3 \leftarrow Stack address 0FBH
POP	RP1	; RP1 \leftarrow Stack address 0FCH
POP	RP0	; RP0 \leftarrow Stack address 0FDH
POP	PP	; PP ← Stack address 0FEH



3 ADDRESSING MODES

OVERVIEW

Instructions that are stored in program memory are fetched for execution using the program counter. Instructions indicate the operation to be performed and the data to be operated on. Addressing mode is the method used to determine the location of the data operand. The operands specified in SAM88RC instructions may be condition codes, immediate data, or a location in the register file, program memory, or data memory.

The S3C8-series instruction set supports seven explicit addressing modes. Not all of these addressing modes are available for each instruction. The seven addressing modes and their symbols are:

- Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct Address (DA)
- Indirect Address (IA)
- Relative Address (RA)
- Immediate (IM)



REGISTER ADDRESSING MODE (R)

In Register addressing mode (R), the operand value is the content of a specified register or register pair (see Figure 3-1).

Working register addressing differs from Register addressing in that it uses a register pointer to specify an 8-byte working register space in the register file and an 8-bit register within that space (see Figure 3-2).




Figure 3-1. Register Addressing




Figure 3-2. Working Register Addressing



INDIRECT REGISTER ADDRESSING MODE (IR)

In Indirect Register (IR) addressing mode, the content of the specified register or register pair is the address of the operand. Depending on the instruction used, the actual address may point to a register in the register file, to program memory (ROM), or to an external memory space (see Figures 3-3 through 3-6).

You can use any 8-bit register to indirectly address another register. Any 16-bit register pair can be used to indirectly address another memory location. Please note, however, that you cannot access locations C0H–FFH in set 1 using the Indirect Register addressing mode.





Figure 3-3. Indirect Register Addressing to Register File






INDIRECT REGISTER ADDRESSING MODE (Continued)

Figure 3-4. Indirect Register Addressing to Program Memory






INDIRECT REGISTER ADDRESSING MODE (Continued)

Figure 3-5. Indirect Working Register Addressing to Register File





INDIRECT REGISTER ADDRESSING MODE (Concluded)

Figure 3-6. Indirect Working Register Addressing to Program or Data Memory



INDEXED ADDRESSING MODE (X)

Indexed (X) addressing mode adds an offset value to a base address during instruction execution in order to calculate the effective operand address (see Figure 3-7). You can use Indexed addressing mode to access locations in the internal register file or in external memory. Please note, however, that you cannot access locations COH–FFH in set 1 using Indexed addressing mode.

In short offset Indexed addressing mode, the 8-bit displacement is treated as a signed integer in the range -128 to +127. This applies to external memory accesses only (see Figure 3-8.)

For register file addressing, an 8-bit base address provided by the instruction is added to an 8-bit offset contained in a working register. For external memory accesses, the base address is stored in the working register pair designated in the instruction. The 8-bit or 16-bit offset given in the instruction is then added to that base address (see Figure 3-9).

The only instruction that supports Indexed addressing mode for the internal register file is the Load instruction (LD). The LDC and LDE instructions support Indexed addressing mode for internal program memory and for external data memory, when implemented.




Figure 3-7. Indexed Addressing to Register File



INDEXED ADDRESSING MODE (Continued)




Figure 3-8. Indexed Addressing to Program or Data Memory with Short Offset



INDEXED ADDRESSING MODE (Concluded)




Figure 3-9. Indexed Addressing to Program or Data Memory



DIRECT ADDRESS MODE (DA)

In Direct Address (DA) mode, the instruction provides the operand's 16-bit memory address. Jump (JP) and Call (CALL) instructions use this addressing mode to specify the 16-bit destination address that is loaded into the PC whenever a JP or CALL instruction is executed.

The LDC and LDE instructions can use Direct Address mode to specify the source or destination address for Load operations to program memory (LDC) or to external data memory (LDE), if implemented.




Figure 3-10. Direct Addressing for Load Instructions



DIRECT ADDRESS MODE (Continued)




Figure 3-11. Direct Addressing for Call and Jump Instructions



INDIRECT ADDRESS MODE (IA)

In Indirect Address (IA) mode, the instruction specifies an address located in the lowest 256 bytes of the program memory. The selected pair of memory locations contains the actual address of the next instruction to be executed. Only the CALL instruction can use the Indirect Address mode.

Because the Indirect Address mode assumes that the operand is located in the lowest 256 bytes of program memory, only an 8-bit address is supplied in the instruction; the upper bytes of the destination address are assumed to be all zeros.




Figure 3-12. Indirect Addressing



RELATIVE ADDRESS MODE (RA)

In Relative Address (RA) mode, a twos-complement signed displacement between -128 and +127 is specified in the instruction. The displacement value is then added to the current PC value. The result is the address of the next instruction to be executed. Before this addition occurs, the PC contains the address of the instruction immediately following the current instruction.

Several program control instructions use the Relative Address mode to perform conditional jumps. The instructions that support RA addressing are BTJRF, BTJRT, DJNZ, CPIJE, CPIJNE, and JR.





Figure 3-13. Relative Addressing



IMMEDIATE MODE (IM)

In Immediate (IM) addressing mode, the operand value used in the instruction is the value supplied in the operand field itself. The operand may be one byte or one word in length, depending on the instruction used. Immediate addressing mode is useful for loading constant values into registers.







4 CONTROL REGISTERS

OVERVIEW

In this chapter, detailed descriptions of the S3C8275/C8278/C8274 control registers are presented in an easy-to-read format. You can use this chapter as a quick-reference source when writing application programs. Figure 4-1 illustrates the important features of the standard register description format.

Control register descriptions are arranged in alphabetical order according to register mnemonic. More detailed information about control registers is presented in the context of the specific peripheral hardware descriptions in Part II of this manual.

Data and counter registers are not described in detail in this reference chapter. More information about all of the registers used by a specific peripheral is presented in the corresponding peripheral descriptions in Part II of this manual.

The locations and read/write characteristics of all mapped registers in the S3C8275/C8278/C8274 register file are listed in Table 4-1. The hardware reset value for each mapped register is described in Chapter 8, "RESET and Power-Down."

Register Name	Mnemonic	Address		R/W
		Decimal	Hex	
L	ocations D0H – D2H are r	not mapped.	-	
Basic timer control register	BTCON	211	D3H	R/W
System clock control register	CLKCON	212	D4H	R/W
System flags register	FLAGS	213	D5H	R/W
Register pointer 0	RP0	214	D6H	R/W
Register pointer 1	RP1	215	D7H	R/W
Stack pointer (high byte)	SPH	216	D8H	R/W
Stack pointer (low byte)	SPL	217	D9H	R/W
Instruction pointer (high byte)	IPH	218	DAH	R/W
Instruction pointer (low byte)	IPL	219	DBH	R/W
Interrupt request register	IRQ	220	DCH	R
Interrupt mask register	IMR	221	DDH	R/W
System mode register	SYM	222	DEH	R/W
Register page pointer	PP	223	DFH	R/W

Table 4-1. Set 1 Registers



Register Name	Mnemonic	Add	R/W	
		Decimal	Hex	
Oscillator control register	OSCCON	224	E0H	R/W
SIO control register	SIOCON	225	E1H	R/W
SIO data register	SIODATA	226	E2H	R/W
SIO pre-scaler register	SIOPS	227	E3H	R/W
Port 0 control register (high byte)	P0CONH	228	E4H	R/W
Port 0 control register (low byte)	P0CONL	229	E5H	R/W
Port 0 pull-up resistor enable register	P0PUR	230	E6H	R/W
Port 1 control register (high byte)	P1CONH	231	E7H	R/W
Port 1 control register (low byte)	P1CONL	232	E8H	R/W
Port 1 pull-up resistor enable register	P1PUR	233	E9H	R/W
Port 2 control register (high byte)	P2CONH	234	EAH	R/W
Port 2 control register (low byte)	P2CONL	235	EBH	R/W
Port 2 pull-up resistor enable register	P2PUR	236	ECH	R/W
Port 3 control register (high byte)	P3CONH	237	EDH	R/W
Port 3 control register (low byte)	P3CONL	238	EEH	R/W
Port 3 Pull-up resistor enable register	P3PUR	239	EFH	R/W
Port 0 data register	P0	240	F0H	R/W
Port 1 data register	P1	241	F1H	R/W
Port 2 data register	P2	242	F2H	R/W
Port 3 data register	P3	243	F3H	R/W
Port 4 data register	P4	244	F4H	R/W
Port 5 data register	P5	245	F5H	R/W
Port 6 data register	P6	246	F6H	R/W
External interrupt pending register	EXTIPND	247	F7H	R/W
External interrupt control register (high byte)	EXTICONH	248	F8H	R/W
External interrupt control register (low byte)	EXTICONL	249	F9H	R/W
Loca	tions FAH are not n	napped.		
STOP control register	STPCON	251	FBH	R/W
Loca	tions FCH are not n	napped.		
Basic timer counter	BTCNT	253	FDH	R
Loca	tions FEH are not n	napped.		
Interrupt priority register	IPR	255	FFH	R/W

Table 4-2. Set 1, Bank 0 Registers



Register Name	Mnemonic	Add	R/W				
		Decimal	Hex				
LCD control Register	LCON	224	E0H	R/W			
Watch timer control register	WTCON	225	E1H	R/W			
Timer A counter	TACNT	226	E2H	R			
Timer B counter	TBCNT	227	E3H	R			
Timer A data register	TADATA	228	E4H	R/W			
Timer B data register	TBDATA	229	E5H	R/W			
Timer 1/A control register	TACON	230	E6H	R/W			
Timer B control register	TBCON	231	E7H	R/W			
Clock output control register	CLOCON	232	E8H	R/W			
Port 4 control register (high byte)	P4CONH	233	E9H	R/W			
Port 4 control register (low byte)	P4CONL	234	EAH	R/W			
Port 5 control register (high byte)	P5CONH	235	EBH	R/W			
Port 5 control register (low byte)	P5CONL	236	ECH	R/W			
Port 6 control register	P6CON	237	EDH	R/W			
Locations EE	H – EFH are not ma	ipped.					
Flash memory control register	FMCON	240	F0H	R/W			
Flash memory user programming enable register	FMUSR	241	F1H	R/W			
Flash memory sector address register (high byte)	FMSECH	242	F2H	R/W			
Flash memory sector address register (low byte)	FMSECL	243	F3H	R/W			
Battery level detector control register	BLDCON	244	F4H	R/W			
Locations E5	Locations E5H – FFH are not mapped.						

Table 4-3. Set 1, Bank 1 Registers

NOTES:

1. An "x" means that the bit value is undefined following reset.

2. A dash("--") means that the bit is neither used nor mapped, but the bit is read as "0".






Figure 4-1. Register Description Format



BLDCON – Ba	attery L	eve	Dete	ctor Contr	ol Regist	er	F4H	Set 1	I, Bank 1
Bit Identifier	—	7	.6	.5	.4	.3	.2	.1	.0
Reset Value		_	_	0	0	0	0	0	0
Read/Write		_	-	R/W	R	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	ddress	ing mode only	y				
.7–.6	Not	used	for the S	S3C8275/C82	78/C8274				
.5	VIN	Sourc	e Bit						
	0	Inter	nal sou	irce					
	1	Exte	rnal so	urce					
.4	Batt 0	1		etector Outp (when BLD is					
	1	V _{IN} 4	< V _{REF}	(when BLD is	enabled)				
.3	Batt 0	<u> </u>	evel D	etector Enat	ole/Disable	Bit			
	1	Enal	ole BLC)					
.2–.0	Dete	ectior	n Volta	ge Selection	Bits				
	0	0	0	V _{BLD} = 2.2V					
	1	0	1	V _{BLD} = 2.4V					
	0	0 1 1 V _{BLD} = 2.8V							
	Oth	ner val	ues l	Not available					



BTCON — Basic	Time	er Co	ntro	l Re	gister			D3H		Set 1
Bit Identifier	<u> </u>	7		6	.5	.4	.3	.2	.1	.0
Reset Value		0	()	0	0	0	0	0	0
Read/Write	R	/W	R/	W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	ddres	sing	mode only					
.7–.4	Wat	atchdog Timer Function Disable Code (for System Reset)								
	1	0	1	0	Disable w	atchdog tim	er function			
	Othe	er valu	es		Enable wa	atchdog tim	er function			
.3–.2	Bas	sic Timer Input Clock Selection Bits								
	0	0	fxx/4	.096 (3)					
	0	1	fxx/1	024						
	1	0	fxx/1	28						
	1	1	fxx/1	6						
.1	Bas	ic Tin	ner Co	ounte	er Clear Bit	t (1)				
	0	No e	effect							
	1	Clea	r the l	basic	timer count	ter value				
.0	Clo	ck Fre	Frequency Divider Clear Bit for Basic Timer and Timer/Counters ⁽²⁾							
	0	No e	effect							
	1	Clea	r both	clocl	k frequency	dividers				

NOTES:

- 1. When you write a "1" to BTCON.1, the basic timer counter value is cleared to "00H". Immediately following the write operation, the BTCON.1 value is automatically cleared to "0".
- 2. When you write a "1" to BTCON.0, the corresponding frequency divider is cleared to "00H". Immediately following the write operation, the BTCON.0 value is automatically cleared to "0".
- 3. The fxx is selected clock for system (main OSC. or sub OSC.).



CLKCON – sy	stem (Cloc	k Contro	l Registe	er		D4H		Set 1		
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0		
Reset Value		0	_	_	0	0	_	_	_		
Read/Write	R	/W	– – R/W R/W – –								
Addressing Mode	Reg	Register addressing mode only									
.7	Osc 0	1	r IRQ Wake	-		r down mod	e				
	1	Disa	ble IRQ for	main wake	up in powe	er down moo	le				
	L										
.6–.5	Not	used	for the S3C	8275/C8278	8/C8274 (m	ust keep al	ways "0")				
.4–.3	CPL	J Cloc	k (System	Clock) Sel	ection Bits	s (note)					
	0	0	fxx/16								
	0	1	fxx/8								
	1	0	fxx/2								
	1	1	fxx								
.2–.0	Not	used	for the S3C	8275/C8278	8/C8274 (m	iust keep al	ways "0")				

NOTE: After a reset, the slowest clock (divided by 16) is selected as the system clock. To select faster clock speeds, load the appropriate values to CLKCON.3 and CLKCON.4.



1

1

Select fxx/4

	lock Oı	Itput	t Control	Registe		E8H	Set 1	l, Bank 1		
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0	
Reset Value	-	_	_	_	_	_	_	0	0	
Read/Write	-	-	_	_	_	_	_	R/W	R/W	
Addressing Mode	Regi	Register addressing mode only								
.7–.2	Not	used	for the S3C8	3275/C827	8/C8274 (m	nust keep a	lways "0")			
.1–.0	Cloc	k Ou	tput Frequ	ency Sele	ction Bits					
	0	0	Select fxx/	/64						
	0	1	Select fxx/	/16						
	1	0	Select fxx	/8						

entifier	-	7	.6	.5	.4	.3	.2	.1	.0
t Value		0	0	0	0	0	0	0	C
/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/
ressing Mode	Reg	ister a	addressing r	mode only					
6	P1.7	' Exte	ernal Interro	upt (INT7)	Configurat	tion Bits			
	0	0	Disable int	terrupt					
	0	1	Enable int	errupt by fa	Illing edge				
	1	0	Enable int	errupt by ri	sing edge				
	1	1	Enable int	errupt by b	oth falling a	nd rising e	dge		
	0	0	Disable int	terrupt errupt by fa	Illing edge				
4	P1.6	6 Exte	ernal Interro	upt (INT6)	Configurat	tion Bits			
	_								
	1	0		errupt by ri					
	1	1	Enable int	errupt by be	oth falling a	nd rising e	dge		
2	P1.5	i Exte	ernal Interro	upt (INT5)	Configurat	tion Bits			
	0	0	Disable int	terrupt					
	0	1	Enable int	errupt by fa	lling edge				
	1	0	Enable int	errupt by ri	sing edge				
	1	1	Enable int	errupt by b	oth falling a	nd rising e	dge		
)	P1.4	Exte	ernal Interr	upt (INT4)	Configurat	tion Bits			
	0	0	Disable int	terrupt					
	0	1	Enable int	errupt by fa	lling edge				
	1	0	Enable int	errupt by ri	sing edge				
	1	1	Enable int	errupt by b	oth falling a	nd rising e	dge		



	– Extern	al In	I Interrupt Control Register (Low Byte)					Set 1, Bank				
Identifier		7	.6	.5	.4	.3	.2	.1	.0			
eset Value	()	0	0	0	0	0	0	0			
ead/Write	R/	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
dressing Mode	Regi	ster a	addressing r	node only								
6	P1.3	Exte	ernal Interro	upt (INT3)	Configura	tion Bits						
	0	0	Disable int	errupt								
	0	1	Enable inte	errupt by fa	Illing edge							
	1	0	Enable int	nable interrupt by rising edge								
	1	1	Enable inte	able interrupt by both falling and rising edge								
4	P0.2	Exte	ernal Interro	upt (INT2)	Configura	tion Bits						
	0	0	Disable int	errupt								
	0	1	Enable inte	errupt by fa	lling edge							
	1	0	Enable int	errupt by ri	sing edge							
	1	1	Enable inter	errupt by be	oth falling a	nd rising ec	lge					
2	P0.1	Exte	ernal Interro	upt (INT1)	Configura	tion Bits						
2	P0.1	Exte 0	Disable int	,	Configura	tion Bits						
2			Disable int	,		tion Bits						
2	0	0	Disable int Enable int	terrupt	Illing edge	tion Bits						
2	0	0 1	Disable int Enable int Enable int	errupt errupt by fa errupt by ris	Illing edge sing edge	tion Bits	lge					
	0 0 1	0 1 0 1	Disable int Enable int Enable int	errupt errupt by fa errupt by ris errupt by bo	Illing edge sing edge oth falling a	nd rising ec	lge					
	0 0 1	0 1 0 1	Disable int Enable int Enable int Enable int	errupt by fa errupt by ris errupt by by errupt by by upt (INT0)	Illing edge sing edge oth falling a	nd rising ec	lge					
	0 0 1 1 P0.0	0 1 0 1 Exte	Disable int Enable int Enable int Enable int Enable int Disable int	errupt by fa errupt by ris errupt by by errupt by by upt (INT0)	Illing edge sing edge oth falling a Configura	nd rising ec	lge					
0	0 0 1 1 P0.0 0	0 1 0 1 Exte	Disable int Enable int Enable int Enable int rnal Interro Disable int Enable int	errupt by fa errupt by ris errupt by by errupt by by upt (INTO)	Illing edge sing edge oth falling a Configura Illing edge	nd rising ec	lge					



4-10

EXITPND-E	xternal	Set 1	l, Bank 0						
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
Reset Value		0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	ddressing I						
.7	P1.7	7/INT7	Interrupt	Pending E	Bit				
	0	Inter	rupt reques	st is not per	nding, pend	ing bit clear	when write	e 0	
	1	Inter	rupt reques	t is pending	g				
.6	P1.6	6/INT6	Interrupt	Pending E	Bit				
	0	Inter	rupt reques	st is not per	nding, pend	ing bit clear	when write	e 0	
	1	Inter	rupt reques	t is pending	g				
.5	P1.5	5/INT5	Interrupt	Pending E	Bit				
	0	Inter	rupt reques	st is not per	nding, pend	ing bit clear	when write	e 0	
	1	Inter	rupt reques	t is pending	g				
.4	P1.4	4/INT4	Interrupt	Pending E	Bit				
	0	Inter	rupt reques	t is not per	nding, pend	ing bit clear	when write	e 0	
	1	Inter	rupt reques	t is pending	g				
.3	P1.3	B/INT3	Interrupt	Pending E	Bit				
	0	Inter	rupt reques	t is not per	nding, pend	ing bit clear	when write	e 0	
	1	Inter	rupt reques	t is pending	g				
.2	P0.2	2/INT2	Interrupt	Pending E	Bit				
	0	Inter	rupt reques	t is not per	nding, pend	ing bit clear	when write	e 0	
	1	Inter	rupt reques	t is pending	g				
.1	P0. 1	I /INT 1	Interrupt	Pending E	Bit				
	0	Inter	rupt reques	t is not per	nding, pend	ing bit clear	when write	e 0	
	1	Inter	rupt reques	t is pending	g				
.0	P0.0)/INT0	Interrupt	Pending E	Bit				
	0	Inter	rupt reques	t is not per	nding, pend	ing bit clear	when write	e 0	
	1	Inter	rupt reques	t is pendin	g				



FLAGS — System	n Flag	s Register				D5H		Set 1			
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0			
Reset Value	х	x	х	х	х	Х	0	0			
Read/Write	R/V	V R/W	R/W	R/W	R/W	R/W	R	R/W			
Addressing Mode	Regis	ter addressing	mode only								
.7	Carry	Carry Flag (C)									
	0	Operation does	not genera	te a carry o	r borrow co	ondition					
	1 (Operation gene	rates a carr	y-out or bo	rrow into hi	gh-order bit	7				
.6	Zero	Flag (Z)									
	0	Operation resul	t is a non-z	ero value							
	1 (Operation resul	t is zero								
.5	Sign	Flag (S)									
	0	Operation gene	rates a pos	itive numbe	er (MSB = "	0")					
	1 (Operation gene	rates a neg	ative numb	er (MSB =	"1")					
.4	Overf	low Flag (V)									
	0	Operation resul	t is \leq +12	7 or ≥ -12	28						
	1 (Operation resul	t is > +127	′ or < -12	8						
.3	Decin	nal Adjust Flag	g (D)								
	0	Add operation o	completed								
	1	Subtraction ope	eration com	pleted							
.2	Half-C	Carry Flag (H)									
	0	No carry-out of	bit 3 or no	borrow into	bit 3 by ad	dition or sub	otraction				
	1	Addition genera	ted carry-o	ut of bit 3 o	r subtractio	n generated	borrow int	o bit 3			
.1	Fast I	nterrupt Statu	s Flag (FIS	5)							
	0	nterrupt return	(IRET) in pr	ogress (whe	en read)						
	1	Fast interrupt se	ervice routir	ne in progre	ss (when re	ead)					
.0	Bank	Address Sele	ction Flag	(BA)							
	0	Bank 0 is selec	ted								
	1	Bank 1 is selec	ted								



FMCON — Flash	n Men	ory	Con	trol	Register			F0H	Set ²	1, Bank 1		
Bit Identifier		.7		6	.5	.4	.3	.2	.1	.0		
Reset Value		0	()	0	0	0	_	_	0		
Read/Write	R	/W	R/	W	R/W	R/W	R	-	-	R/W		
Addressing Mode	Reg	Register addressing mode only										
.7–.4	Flas	Flash Memory Mode Selection Bits										
	0	1	0	1	Programm	ing mode						
	1	0	1	0	Sector era	ise mode						
	0	1	1	0	Hard lock	mode						
		Other	values	6	Not availat	ole						
.3	Sec	tor Er	ase S	Status	s Bit							
	0	Suco	cess s	sector	r erase							
	1	Fail	secto	r eras	se							
.2–.1	Not	used f	or the	s3F	8275/F8278	/F8274						
.0	Flas	sh Op	eratio	on Sta	art Bit							
	0	Ope	ration	stop								
	1		ration ator c		(This bit wil eted).	l be cleared	d automatio	ally just aft:	er the corre	esponding		



Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0		
Reset Value	0	0	0	0	0	0	0	0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Register a	ddressing r	mode only							
.7–.0	Flash Me	Flash Memory Sector Address Bits (High Byte)								
	The 15th	8th bits to	select a se	ctor of flasl	n ROM					

FMSECH — Flash Memory Sector Address Register (High Byte) F2H Set 1, Bank 1

NOTE: The high-byte flash memory sector address pointer value is the higher eight bits of the 16-bit pointer address.

FMSECL — FI	ash Memory	Sector A	ddress R	egister (L	.ow Byte)	F3H	Set 1	I, Bank 1
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register a	addressing	mode only					
.7	Flash Me	emory Sect	or Address	Bit (Low	Byte)			
	The 7th b	it to select a	a sector of f	lash ROM				
.6–.0	Bits 6–0							

NOTE: The low-byte flash memory sector address pointer value is the lower eight bits of the 16-bit pointer address.

Don't care



FMUSR — Flas	FMUSR — Flash Memory User Programming Enable Register							
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register a	addressing	mode only					
.7–.0	Flash Me	mory User	[.] Programr	ning Enab	le Bits			

Flash Memory User Programming Enable Bits

10100101	Enable user programming mode
Other values	Disable user programming mode



.6 x R/W addressing r t Level 7 (IR able (mask) able (unmask) t Level 6 (IR able (mask)	(Q7) Enab	.4 x R/W le Bit; Exte	.3 x R/W	.2 x R/W upts P1.4–	.1 x R/W 1.7	.0 x R/W
R/W addressing r <u>t Level 7 (IR</u> able (mask) able (unmask) t Level 6 (IR able (mask)	R/W mode only RQ7) Enab l	R/W	R/W	R/W	R/W	
addressing r t Level 7 (IR able (mask) able (unmask t Level 6 (IR able (mask)	mode only (Q7) Enab					R/W
t Level 7 (IR able (mask) able (unmask t Level 6 (IR able (mask)	(Q7) Enab	le Bit; Exte	rnal Interr	upts P1.4–	1.7	
able (mask) able (unmask t Level 6 (IR able (mask)	<)	le Bit; Exte	rnal Interr	upts P1.4–	1.7	
able (unmasl t Level 6 (IR able (mask)						
t Level 6 (IR able (mask)						
able (mask)						
(/	(Ub) Enab	le Bit; Exte	rnal Interr	upts P1.3		
able (unmasl	<)					
t Level 5 (IR	Q5) Enab	le Bit; Exte	rnal Interr	upt P0.2		
able (mask)	-			-		
able (unmasl	<)					
t Level 4 (IF	Q4) Enab	le Bit; Exte	ernal Interr	upt P0.1		
able (mask)						
able (unmasl	<)					
t Level 3 (IF	(Q3) Enab	le Bit: Exte	ernal Interr	upt P0.0		
able (mask)						
able (unmasl	<)					
t Level 2 (IR	002) Enab	lo Rit: Wat	oh Timor (Worflow		
able (mask)						
able (unmasł	<)					
(/					
•	Q1) Enabl	le Bit; SIO	Interrupt			
, ,						
able (unmasl	<)					
t Level 0 (IF	Q0) Enab	le Bit; Time	er 1/A Mate	ch, Timer E	B Match	
		,		-		
	<)					
ร าส p	sable (mask) nable (unmask pt Level 0 (IF sable (mask) nable (unmask	sable (mask) nable (unmask) pt Level 0 (IRQ0) Enab sable (mask) nable (unmask)	sable (mask) nable (unmask) pt Level 0 (IRQ0) Enable Bit; Time sable (mask) nable (unmask)	nable (unmask) pt Level 0 (IRQ0) Enable Bit; Timer 1/A Mate sable (mask) nable (unmask)	sable (mask) nable (unmask) pt Level 0 (IRQ0) Enable Bit; Timer 1/A Match, Timer B sable (mask) nable (unmask)	sable (mask) nable (unmask) pt Level 0 (IRQ0) Enable Bit; Timer 1/A Match, Timer B Match sable (mask)

NOTE: When an interrupt level is masked, any interrupt requests that may be issued are not recognized by the CPU.



Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0	
Reset Value	х	х	х	х	х	х	х	х	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Register a	addressing i	mode only						
.7–.0	Instruction Pointer Address (High Byte)								
		oyte instruct Idress (IP15 0BH).							

IPL — Instruction	n Pointer (L	ow Byte)			DBH					
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0			
Reset Value	х	х	х	х	х	х	х	х			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Addressing Mode	Register a	addressing	mode only								
.7–.0	Instruction Pointer Address (Low Byte)										
	The low-b	vte instructi	on pointer	value is the	lower eigh	t bits of the	16-bit instr	uction			

The low-byte instruction pointer value is the lower eight bits of the 16-bit instruction pointer address (IP7–IP0). The upper byte of the IP address is located in the IPH register (DAH).



IPR — Interrupt F	Priority	Reg	ister				FFH	Set 1	, Bank 0
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
Reset Value	×	(х	х	х	х	х	х	х
Read/Write	R/	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Regi	ster a	ddressing i	mode only					
.7, .4, and .1	Prior	rity C	ontrol Bits	for Interru	upt Groups	s A, B, and	C (note)		
	0	0	0 Grou	up priority u	ndefined				
	0	0	1 B >	C > A					
	0	1	0 A >	B > C					
	0	1	1 B >	A > C					
	1	0	0 C >	A > B					
	1	0	1 C >	B > A					
	1	1	0 A >	C > B					
	1	1	1 Grou	up priority u	ndefined				
.6	Inter 0	-	Subgroup 6 > IRQ7	C Priority	Control Bi	it			
	1	IRQ7	7 > IRQ6						
.5			Group C P		ntrol Bit				
	0		5 > (IRQ6,	,					
	1	(IRQ	6, IRQ7) >	IRQ5					
.3	Inter	rupt	Subgroup	B Priority	Control Bi	t			
	0	IRQ	3 > IRQ4						
	1	IRQ4	4 > IRQ3						
.2	Inter	rupt	Group B P	riority Cor	ntrol Bit				
	0	IRQ2	2 > (IRQ3,	IRQ4)					
	1	(IRQ	3, IRQ4) >	IRQ2					
.0	Inter	rupt	Group A P	riority Cor	ntrol Bit				
	0	IRQ) > IRQ1						
	1	IRQ	1 > IRQ0						
NOTE: Interrupt Group A Interrupt Group E Interrupt Group (3 – IRQ2, IF	RQ3, I							



IRQ — Interrupt F	Request I	Register				DCH		Set 1
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
Addressing Mode	Registe	er addressing	mode only					
.7	Level	7 (IRQ7) Requ	uest Pendi	ng Bit; Ext	ernal Inter	rrupt P1.4–	1.7	
	0 N	ot pending						
	1 P	ending						
.6	Level (6 (IRQ6) Requ	uest Pendi	ng Bit; Ext	ernal Inter	rrupt P1.3		
	0 N	ot pending						
	1 P	ending						
.5	Level	5 (IRQ5) Req	uest Pendi	ng Bit; Ext	ernal Inter	rrupt P0.2		
	0 N	ot pending				-		
	1 P	ending						
.4		I (IRQ4) Request of pending	uest Pendi	ng Bit; Ext	ernal Inter	rrupt P0.1		
	1 P	ending						
.3	Level 3	3 (IRQ3) Requ	uest Pendi	ng Bit; Ext	ernal Inter	rupt P0.0		
	0 N	ot pending						
	1 P	ending						
.2	Level 2	2 (IRQ2) Requ	uest Pendi	ng Bit; Wa	tch Timer	Overflow		
	0 N	ot pending						
	1 P	ending						
.1	Level '	l (IRQ1) Requ	Jest Pendi	na Bit: SIO	Interrupt			
		ot pending		5 77 -				
		ending						
.0	LL) (IRQ0) Requ	lest Pendi	na Bit [.] Tim	ner 1/A Ma	tch Timer	B Match	
		ot pending						
		ending						



	ontrol	Reg	ister				E0H	Set ²	1, Bank 1
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
Reset Value		0	0	0	0	0	0	_	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	_	R/W
Addressing Mode	Reg	jister a	addressi	ng mode only					
.7	Inte	rnal L	.CD Div	iding Resisto	ors Enable	Bit			
	0	Ena	ble inter	nal LCD dividi	ng resistors				
	1	Disa	ible inter	nal LCD divid	ing resistors	5			
.6–.5	LCE) Cloc	k Selec	tion Bits					
	0	0	fw/2 ⁹ (64 Hz)					
	0	1	fw/2 ⁸ (128 Hz)					
	1	0	fw/2 ⁷ (256 Hz)					
	1	1	fw/2 ⁶ (512 Hz)					
4–.2	LC[Duty 0	<u> </u>	as Selection /4duty, 1/3bia					
	0	0	1 1	/3duty, 1/3bia	S				
	0	1	0 1	/3duty, 1/2bia	S				
	0	1	1 1	/2duty, 1/2bia	S				
	1	х	x S	static					
		"x" me	eans don 1/2 bias	't care. is selected, th	e bias levels	s are set as	V _{LC0} , V _{LC1} (\	V _{LC2}), and '	V _{SS} .
.1	Not	used	for the S	3C8275/C827	/8/C8274				
.0	LCI) Disr	olay Cor	ntrol Bit					
		1	-		ne P-Tr)				
	1	Turr	i display	on (Turn on t	ne P-Ir)				



OSCCON – c	Scillat	or Co	ontrol Re	gister			E0H	Set 1	, Bank 0		
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0		
Reset Value		0	_	_	_	0	0	_	0		
Read/Write	R	/W	-	-	-	R/W	R/W	-	R/W		
Addressing Mode	Reg	ister a	addressing I	mode only							
.7	Sub Oscillator Circuit Selection Bit										
	0										
	1 Select power saving circuit for sub oscillator (Automatically cleared to "0" when the sub oscillator is stopped by OSCCON.2 or the CPU is entered into stop mode in sub operating mode)										
.6–.4	Not	used	for the S3C	8275/C8278	8/C8274						
.3	Main Oscillator Control Bit										
	0 Main oscillator RUN										
	1	Mair	n oscillator	STOP							
.2	Sub) Osci	llator Cont	rol Bit							
	0	Sub	oscillator R	UN							
	1 Sub oscillator STOP										
.1	Not	used	for the S3C	8275/C8278	8/C8274						
.0	Sys	tem C	Clock Selec	tion Bit							
	0	Sele	ect main os	cillator for s	system cloc	k					
	1	Sele	ect sub osci	llator for sy	stem clock						
NOTE: A capacitor (0.1)	IF) should	the co	nnected het		and GND w	han tha sub	-oscillator is		werseving		

NOTE: A capacitor (0.1uF) should be connected between V_{REG} and GND when the sub-oscillator is used to power saving mode (OSCCON.7="1")



t Identifier		7	G	F	4	2	2	4	•	
		7	.6	.5	.4	.3	.2	.1	0.	
eset Value ead/Write		0 /W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	
ddressing Mode			addressing i		R/VV	R/ W	R/ VV	R/ VV	R/ W	
6	P0.7	/BUZ	Configura	tion Bits						
	0	0	1	gger input	mode					
	0	1			output mo	de				
	1	1 0 Push-pull output mode								
	1 1 Alternative function (BUZ)									
4	-	1	OUT Confi	-						
4	0		1	gger input						
	0	1			output mo	de				
	1	0		output mod						
	1	1	Alternative function (CLKOUT)							
2	P0.5	1	UT Config							
	0	0		gger input						
	0	1			output mo	de				
	1	0		output mod						
	1	1	Alternative	function (1	BOUT)					
0	P0.4	/TAC	UT Config	uration Bi	ts					
	0	0	Schmitt tri	gger input	mode					
	0	1	N-channel	open-drair	output mo	de				
	1	0	Push-pull	output mod	de					
	1	1	Alternative	function (1	TAOUT)					



4-22

POCONL - Por	t 0 Co	ntro	l Registe	r (Low B	yte)		E5H	Set ?	I, Bank 0
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
Reset Value		0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	addressing r	mode only					
.7–.6	P0.3	8/T1C	LK Configu	uration Bit	5				
	0	0	Schmitt tri	gger input	mode (T1C	LK)			
	0	1	N-channel	open-drain	output mo	de			
	1	0	Push-pull	output mod	le				
	1	1	Not used f	8/C8274					
.5–.4	0	0	1 N-channel open-drain output mode						
	1	0		output mod	ie 8275/C827				
.3–.2		-	Configura		0210,0021				
	0	0	Schmitt tri	gger input	mode				
	0	1	N-channel	open-drain	output mo	de			
	1	0	Push-pull	output moc	le				
	1	1	Not used f	or the S3C	8275/C827	8/C8274			
.1–.0	P0.0)/INTC) Configura	tion Bits					
	0	0	Schmitt tri	gger input	mode				
	0	1	N-channel	open-drain	output mo	de			
	1	0	Push-pull	output moc	le				
	1	1	Not used f	or the S3C	8275/C827	8/C8274			



	ruii-Op	Control R	eyister			E6H	Set	, Ban
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
lead/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ddressing Mode	Registe	er addressing	mode only					
,	P0.7's	Pull-up Resis	tor Enable	Bit				
	0 [isable pull-up	resistor					
	1 E	nable pull-up i	resistor					
i	P0.6's	Pull-up Resis	stor Enable	Bit				
	0 [isable pull-up	resistor					
	1 E	nable pull-up i	resistor					
	P0.5's	Pull-up Resis	stor Enable	Bit				
	0 [isable pull-up	resistor					
	1 E	nable pull-up i	resistor					
	D0 41-							
		Pull-up Resis		BIT				
		nable pull-up						
		Pull-up Resis		Bit				
		isable pull-up						
			16515101					
	P0.2's	Pull-up Resis	stor Enable	Bit				
	0 [isable pull-up	resistor					
	1 E	nable pull-up i	resistor					
	P0.1's	Pull-up Resis	stor Enable	Bit				
		Pull-up Resis		Bit				
	0 [•	resistor	Bit				
	0 D 1 E	isable pull-up nable pull-up i	resistor resistor					
1	0 D 1 E P0.0's	isable pull-up	resistor resistor stor Enable					

P1CONH — Po	ort 1 Co	ontro	ol Registe	er (High I	Byte)		E7H	Set 1	l, Bank	
Bit Identifier	<u> </u>	7	.6	.5	.4	.3	.2	.1	.0	
Reset Value		0	0	0	0	0	0	0	0	
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Reg	ister a	addressing r	mode only						
.7–.6	P1.7	7/INT7	7 Configura	ation Bits						
	0	0	Schmitt tri	gger input	mode					
	0	1	N-channel	open-drain	output mo	de				
	1									
	1	1 1 Not used for the S3C8275/C8278/C8274								
.5–.4	P1.6 0 1 1	0 1 0 1	S Configuration Bits Schmitt trigger input mode N-channel open-drain output mode Push-pull output mode Not used for the S3C8275/C8278/C8274							
.3–.2	P1.	5/INT5	5 Configura	ation Bits						
	0	0	Schmitt tri	gger input	mode					
	0	1	N-channel	open-drain	output mo	de				
	1	0	Push-pull	output mod	le					
	1	1	Not used f	or the S3C	8275/C827	8/C8274				
1–.0	P1.4	I/INT4	l Configura	ation Bits						
	0	0	Schmitt tri	gger input	mode					
	0	1	N-channel	open-drain	output mo	de				
	1	0	Push-pull	output mod	le					
	1	1	Not used f	or the S3C	8275/C827	8/C8274				



PICONL — Po	ort 1 Co	ontro	l Registe	er (Low B	syte)		E8H	Set 1	l, Bank		
lit Identifier	<u> </u>	.7	.6	.5	.4	.3	.2	.1	.0		
eset Value		0	0	0	0	0	0	0	0		
ead/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ddressing Mode	Reg	ister a	addressing r	mode only							
6	P1.3	B/INT3	8 Configura	tion Bits							
	0	0	Schmitt tri	gger input	mode						
	0										
	1	1 0 Push-pull output mode									
	1	1	1 Not used for the S3C8275/C8278/C8274								
4	P1.2	2/SI C	onfiguratio	on Bits							
	0										
	0	1									
	1	0	Push-pull output mode								
	1	1	Not used for the S3C8275/C8278/C8274								
2	P1.1	I/SO (Configurati	on Bits							
	P1.1/SO Configuration Bits 0 0 Schmitt trigger input mode										
	0	1			output mo	de					
	1	0		output moc	•						
	1	1	Alternative function (SO)								
				, , , , , , , , , , , , , , , , , , ,	,						
0	P1.0)/SCK	Configura	tion Bits							
	0	0	Schmitt tri	gger input	mode (SCk	()					
	0	1	N-channel	open-drain	output mo	de					
	1	0	Push-pull	output mod	le						
	1	1	Alternative	function (



P1PUR — Port	t 1 Pull-u	p Control R	egister			F9H	Set 1, Bank 0		
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0	
Reset Value	0	0	0	0	0	0	0	0	
Read/Write	R/V	/ R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Regis	ter addressing	mode only						
7	P1.7's	Pull-up Resis	stor Enable	e Bit					
	0	Disable pull-up	resistor						
	1	Enable pull-up i	resistor						
6	P1.6's	Pull-up Resis	stor Enable	e Bit					
	0	Disable pull-up	resistor						
	1	Enable pull-up i	resistor						
5	D1 5'c	Pull-up Resis	tor Enable	Dit					
5		Disable pull-up		; DIL					
		Enable pull-up i							
4	P1.4's	Pull-up Resis	stor Enable	e Bit					
	0	Disable pull-up	resistor						
	1	Enable pull-up i	resistor						
3	P1.3's	Pull-up Resis	stor Enable	Bit					
		Disable pull-up							
	1	Enable pull-up i	resistor						
2	P1.2's	Pull-up Resis	stor Enable	e Bit					
		Disable pull-up							
	1	Enable pull-up i	resistor						
1	P1.1's	Pull-up Resis	stor Enable	Bit					
		Disable pull-up							
	1	Enable pull-up i	resistor						
0	P1.0's	Pull-up Resis	stor Enable	e Bit					
		Disable pull-up							
		Enable pull-up i							

NOTE: A pull-up resistor of port 1 is automatically disabled only when the corresponding pin is selected as push-pull output

or alternative function.



ldentifier		7	.6	.5	.4	.3	.2	.1	.0		
set Value		0	0.	.5	. 4 0	 0	0	0	 0		
ead/Write		/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ddressing Mode			addressing r			1.7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7	1.1, 1.1	11/ 11	1\7 \		
an eeenig meae	nog		addreeenig i	neae eniy							
6	P2.7	/SEG	24 Configu	ration Bits	6						
	0	0	Input mode								
	0	1	N-channel open-drain output mode								
	1	0	Push-pull output mode								
	1	1	Alternative	e function (S	SEG24)						
.4	P2.6	SEG	25 Configu	Iration Bits	6						
	0	0	Input mode								
	0	1	N-channel	open-drain	output mod	de					
	1	0	Push-pull	output mod	е						
	1	1	Alternative	e function (S	SEG25)						
2		1	26 Configu		•						
	0	0	Input mode								
	0	1	N-channel open-drain output mode								
	1	0		output mod							
	1	1	Alternative	e function (S	SEG26)						
0		1	27 Configu		6						
	0	0	Input mod								
	0	1		•	output mod	de					
			Push-pull	output mod	е						
	1	0		function (S							



it Identifier		7	.6	.5	.4	.3	.2	.1	.0		
eset Value		0	0	0	0	0	0	0	0		
ead/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ddressing Mode	Reg	ister a	addressing	mode only							
/—.6	P2.3	SEG	28 Configu	uration Bits	5						
	0	0	Input mod	e							
	0	1	N-channel	open-drain	output mod	le					
	1	1 0 Push-pull output mode									
	1	1 1 Alternative function (SEG28)									
5–.4	P2.2	2/SEG	i29 Configu	uration Bits	5						
	0	0	Input mode								
	0	1	N-channel	open-drain	output mod	le					
	1	0	Push-pull	output moc	le						
	1	1	Alternative	e function (S	SEG29)						
3–.2	P2.1	/SEG 0	30 Configu	uration Bits	S						
3–.2		T	Input mod	e	s output mod	le					
3–.2	0	0	Input mod N-channel	e	output mod	le					
3–.2	0	0 1	Input mod N-channel Push-pull	e open-drain	output moo	le					
9 – .2 ∣–.0	0 0 1	0 1 0 1	Input mod N-channel Push-pull	e open-drain output moc function (\$	output moo le SEG30)	le					
	0 0 1	0 1 0 1	Input mod N-channel Push-pull Alternative	e open-drain output moc function (\$ Configura	output moo le SEG30)	le					
	0 0 1 1 P2.0	0 1 0 1	Input mod N-channel Push-pull Alternative	e open-drain output moc function (S - Configura e	output moo le SEG30)						
	0 0 1 1 P2.0 0	0 1 0 1 /SEG	Input mod N-channel Push-pull Alternative 31/V_{BLDREF} Input mod N-channel	e open-drain output moc function (S - Configura e	e output mod le SEG30) ation Bits						

0	0	Input mode
0	1	N-channel open-drain output mode
1	0	Push-pull output mode
1	1	Alternative function (SEG30)

SAMSUNG ELECTRONICS

P2PUR — F	Port 2 Pu	ll-up C	Control R	Register			ECH	Set 1	, Bank 0
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	L	0	0	0	0	0	0	0	0
Read/Write		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Re	egister a	ddressing	mode only					
.7	P2	2.7's Pu	II-up Resis	stor Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enal	ole pull-up	resistor					
.6	P2	2.6's Pu	II-up Resis	stor Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enal	ole pull-up	resistor					
.5	P2	2.5's Pu	II-up Resis	stor Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enal	ole pull-up	resistor					
.4	P2	2.4's Pu	II-up Resis	stor Enable	e Bit				
	0	Disa	ble pull-up	resistor					
	1	Enal	ole pull-up	resistor					
.3	P2	2.3's Pu	II-up Resis	stor Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enal	ole pull-up	resistor					
.2	P2	2.2's Pu	II-up Resis	stor Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enal	ole pull-up	resistor					
.1	P2	2.1's Pu	II-up Resis	stor Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enal	ole pull-up	resistor					
.0	P2	2.0's Pu	II-up Resis	stor Enable	Bit				
	0	Disa	ble pull-up	resistor					
	1	Enal	ole pull-up	resistor					
NOTE: A pull-up res	istor of port	2 is aut	omatically c	disabled only	/ when the o	correspondi	ng pin is sel	ected as pu	sh-pull

output

or alternative function.



SAM SUN 6

ELECTRONICS

P3CONH - Po	rt 3 Control Register (High Byte) EDH Set 1, Ba											
Bit Identifier	—	7	.6	.5	.4	.3	.2	.1	.0			
Reset Value		0	0	0	0	0	0	0	0			
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Addressing Mode	Reg	ister a	addressing r	node only								
.7–.6	P3.7/SEG16 Configuration Bits											
	0	0	Input mod	e								
	0	1	N-channel open-drain output mode									
	1	1 0 Push-pull output mode										
	1 1 Alternative function (SEG16)											
.5–.4	P3.6	S/SEG	17 Configu	ration Bits	6							
	0	0	Input mod	е								
	0	1	N-channel open-drain output mode									
	1	0	Push-pull	output mod	е							
	1	1	Alternative	e function (S	SEG17)							
.3–.2		1	18 Configu		3							
	0	0	Input mod									
	0	1		open-drain	-	de						
	1	0										
	1	1	Alternative	e function (S	SEG18)							
.1–.0	P3.4	l/SEG	19 Configu	iration Bits	6							
	0	0	Input mod	e								
	0	1	N-channel	open-drain	output mo	de						
	1	0	Push-pull	output mod	е							
	1	1	Alternative	e function (S	SEG19)							

dentifier		7	.6	.5	.4	.3	.2	.1	.0		
set Value		C	0	0	0	0	0	0	0		
ead/Write	R	′W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
dressing Mode	Reg	ister a	addressing r	mode only							
6	P3.3	/SEG	20 Configu	ration Bits	6						
	0	0	Input mod	е							
	0	1	N-channel open-drain output mode								
	1	0 Push-pull output mode									
	1	1 1 Alternative function (SEG20)									
4	P3.2	/SEG	21 Configu	ration Bits	6						
	0	0	Input mod	е							
	0	1	N-channel open-drain output mode								
	1	0	Push-pull output mode								
	1	1	Alternative	e function (S	SEG21)						
2	r	P3.1/SEG22 Configuration Bits 0 0 Input mode									
	0	1	N-channel open-drain output mode								
	1	0		output mod							
	1	1	Alternative function (SEG22)								
			23 Configu	uration Bits	5						
0	P3.0	/SEG	. <u> </u>								
0	P3.0	/ SEG 0	Input mode		-						
0		1	Input mode	e	output mod	de					
0	0	0	Input mode N-channel	e	output mod	de					



3PUR — Port	: 3 Pull-u	p Control R	egister			EFH	Set 1	l, Bank
it Identifier	.7	.6	.5	.4	.3	.2	.1	.0
leset Value	0	0	0	0	0	0	0	0
ead/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ddressing Mode	Regist	er addressing	mode only					
	P3.7's	Pull-up Resis	stor Enable	e Bit				
	0 [Disable pull-up	resistor					
	1 E	nable pull-up	resistor					
	P3.6's	Pull-up Resis	stor Enable	e Bit				
	0	Disable pull-up	resistor					
	1 E	nable pull-up	resistor					
	D3 5'e	Pull-up Resis	tor Enable	Rit				
		Disable pull-up						
		Enable pull-up						
	P3.4's	Pull-up Resis	stor Enable	e Bit				
	0 [Disable pull-up	resistor					
	1 E	nable pull-up	resistor					
	P3.3's	Pull-up Resis	stor Enable	e Bit				
		Disable pull-up						
		Enable pull-up						
	P3.2's	Pull-up Resis	stor Enable	Bit				
		Disable pull-up						
		Enable pull-up						
		Pull-up Resis		BIt				
		Enable pull-up						
			0010101					
		Pull-up Resis		e Bit				
	0 [Disable pull-up	resistor					
	1 E	nable pull-up	resistor					

NOTE: A pull-up resistor of port 3 is automatically disabled only when the corresponding pin is selected as push-pull output

or alternative function.



4CONH — Po		_		、 J –			E9H		l, Ban	
it Identifier		7	.6	.5	.4	.3	.2	.1	.0	
eset Value		0	0	0	0	0	0	0	0	
ead/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
ddressing Mode	Reg	ister a	addressing r	mode only						
6	P4.7	/SEG	i8 Configur	ation Bits						
	0	0	Input mod	е						
	0	1	Input mode with pull-up resistor							
	1	0	Push-pull output mode							
	1	1	Alternative function (SEG8)							
4	P4.6	SEG	i9 Configur	ation Bits						
	0	0	Input mod	e						
	0	1	Input mod	e with pull-	up resistor					
	1	0	Push-pull	output mod	le					
	1	1	Alternative	function (S	SEG9)					
⊢. 2	P4.5	S/SEG	i10 Configu	ration Bits	6					
	0	0	Input mod	е						
	0	1	Input mode with pull-up resistor							
	1	0	Push-pull	output mod	le					
	1	1	Alternative	e function (S	SEG10)					
0	D/ /		i11 Configu	uration Bite						
	0	0	Input mod		5					
	0	1		e with pull-	in resistor					
	1	0	-	output mod						
				e function (S						
	1	1								



P4CONL — Por	rt 4 Co	ntro	l Registe	r (Low B	yte)		EAH	Set 1, Bank '			
Bit Identifier	<u> </u>	7	.6	.5	.4	.3	.2	.1	.0		
Reset Value		0	0	0	0	0	0	0	0		
Read/Write	R/	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	ister a	addressing I	mode only							
7–.6	P4.3	SEG	i12 Configu	uration Bit	5						
	0	0	Input mod	е							
	0	1 Input mode with pull-up resistor									
	1	1 0 Push-pull output mode									
	1 1 Alternative function (SEG12)										
5–.4	P4.2	2/SEG	i13 Configu	uration Bits	5						
	0	0	Input mod								
	0	1	Input mod	e with pull-	up resistor						
	1	0	Push-pull	output mod	le						
	1	1	Alternative	e function (SEG13)						
3–.2	P4.1	/SEG	i14 Configu	uration Bit	5						
	0	0									
	0	1		Input mode with pull-up resistor							
	1	0		output mod							
	1	1	Alternative	e function (S	SEG14)						
1–.0	P4.0	/SEG	i15 Configu	uration Bit	5						
	0	0	Input mod	e							
	0	1	Input mod	e with pull-	up resistor						
	1	0	Push-pull	output mod	le						
				e function (S							

SAM SUN 6 ELECTRONICS



5CONH P	ort 5 Co	ntro	l Registe	r (High E	Byte)		EBH	Set 1	, Bank		
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0		
Reset Value	()	0	0	0	0	0	0	0		
Read/Write	R/	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Regi	ster a	addressing r	node only							
7–.6	P5.7	/SEG	0 Configur	ation Bits							
	0	0	Input mode								
	0	1	Input mode with pull-up resistor								
	1	0	Push-pull output mode								
	1	1	Alternative function (SEG0)								
5–.4	P5.6	/SEG	1 Configur	ation Bits							
	0	0	Input mod	е							
	0	1	Input mod	e with pull-u	up resistor						
	1	0	Push-pull	output mod	е						
	1	1	Alternative	e function (S	SEG1)						
3–.2	P5.5	/SEG	2 Configur	ation Bits							
	0	0									
	0	1	Input mode with pull-up resistor								
			Push-pull output mode								
	1	0	Push-pull	output mod	е						
	1 1	0 1		output mod function (S							
1–.0	1	1	Alternative	function (S							
1–.0	1	1	Alternative	function (S							
1–.0	1 P5.4	1 /SEG	Alternative 3 Configur Input mod	a function (S ation Bits	SEG2)						
1–.0	1 P5.4 0	1 /SEG 0	Alternative 3 Configur Input mod	function (S	SEG2) up resistor						



SAM SUN 6

it Identifier		7	6	.5	A	2	.2	4	•	
		7	.6		.4	.3		.1	.0	
eset Value		0	0	0	0	0	0	0	0	
ead/Write		/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
ddressing Mode	Reg	ister a	addressing r	node only						
/– .6	P5.3	s/SEG	4 Configur	ation Bits						
	0	0	Input mod	е						
	0	1	Input mod	e with pull-	up resistor					
	1	0	Push-pull	output moc	le					
	1	1	Alternative	e function (S	SEG4)					
5–.4	P5.2/SEG5 Configuration Bits									
	0									
	0	1	Input mode with pull-up resistor							
	1	0	Push-pull output mode							
	1	1	1 Alternative function (SEG5)							
3–.2	D5 4		6 Configur	ation Dita						
D- .2	0	0	Input mod							
	0	1		e with pull-	un resistor					
	1	0	-	-						
	1	1								
			7 atomative		52007					
I–.0	P5.0)/SEG	7 Configur	ation Bits						
	0	0	Input mod	е						
	0	1	Input mod	e with pull-	up resistor					
	1	0	Push-pull	output moc	le					
	1	1	Alternative	e function (S	SEG7)					

P6CON — Port	6 Cont	6 Control Register						Set 1, Bank		
Bit Identifier	—	7	.6	.5	.4	.3	.2	.1	.0	
Reset Value		0	0	0	0	0	0	0	0	
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Reg	ister a	addressing r	mode only						
7–.6	P6.3	B/CON	13 Configu	ration Bits	i					
	0	0	Input mod	e						
	0	1	Input mod	e with pull-	up resistor					
	1	0	Push-pull	output moc	le					
	1	1	Alternative	e function (C	COM3)					
5–.4	P6.2	2/CON	12 Configu	ration Bits	i					
	0	0	Input mod	е						
	0	1	Input mode with pull-up resistor							
	1	0	Push-pull output mode							
	1	1	Alternative	e function (C	COM2)					
3–.2	P6.1		/1 Configu	ration Bits						
	0	0	Input mod							
	0	1		e with pull-	up resistor					
	1	0	-	output moc	-					
	1	1	Alternative	e function (C	COM1)					
1–.0	P6.0)/CON	10 Configu	ration Bits	i					
	0	0	Input mod	e						
	0	1	Input mode with pull-up resistor							
	1	0	Push-pull output mode							
	1	1	Alternative	function (



PP — Register Pa	PP — Register Page Pointer					DFH				
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0		
Reset Value	0	0	0	0	0	0	0	0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Register a	Register addressing mode only								
.7–.4	Destinati	on Registe	er Page Se	lection Bit	S					

Destination Register Page Selection Bits

0	0	0	0	Destination: page 0
0	0	0	1	Destination: page 1 (Not used for the S3C8278/C8274)
0	0	1	0	Destination: page 2
Others			Not used for the S3C8275/C8278/C8274	

.3 – .0

Source Register Page Selection Bits

0	0	0	0	Source: page 0				
0	0	0	1	Source: page 1 (Not used for the S3C8278/C8274)				
0	0	1	0	Source: page 2				
Others				Not used for the S3C8275/C8278/C8274				

NOTES:

- 1. In the S3C8275 microcontroller, the internal register file is configured as three pages (Pages 0-2). The pages 0-1 are used for general purpose register file, and page 2 is used for LCD data register or general purpose registers.
- 2. In the S3C8278/C8274 microcontroller, the internal register file is configured as two pages (Pages 0, 2). The page 0 is used for general purpose register file, and page 2 is used for LCD data register or general purpose registers.



RP0 — Register Pointer 0						D6H				
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0		
Reset Value	1	1	0	0	0	-	-	_		
Read/Write	R/W	R/W	R/W	R/W	R/W	-	-	_		
Addressing Mode	Register addressing only									
.7–.3	Register p areas in th 8-byte reg	Register Pointer 0 Address Value Register pointer 0 can independently point to one of the 256-byte working register areas in the register file. Using the register pointers RP0 and RP1, you can select two 8-byte register slices at one time as active working register space. After a reset, RP0 points to address C0H in register set 1, selecting the 8-byte working register slice C0H–C7H								
.2–.0	Not used	for the S3C	8275/C8278	8/C8274						

RP1 — Register Pointer 1						D7H				
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0		
Reset Value	1	1	0	0	1	_	-	_		
Read/Write	R/W	R/W	R/W	R/W	R/W	_	_	_		
Addressing Mode	Register addressing only									
.7 – .3	Register p areas in th 8-byte reg points to a	Register Pointer 1 Address Value Register pointer 1 can independently point to one of the 256-byte working register areas in the register file. Using the register pointers RP0 and RP1, you can select two 8-byte register slices at one time as active working register space. After a reset, RP1 points to address C8H in register set 1, selecting the 8-byte working register slice C8H–CFH.								
.2 – .0	Not used	for the S3C	8275/C8278	3/C8274						



SIOCON – sio	Contr	ol Register				E1H	Set 1	l, Bank 0
Bit Identifier	-	7.6	.5	.4	.3	.2	.1	.0
Reset Value	(0 0	0	0	0	0	0	0
Read/Write	R/	/W R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Regi	ister addressing r	mode only					
.7	SIO	Shift Clock Sel	ection Bit					
	0	Internal clock (F	P.S clock)					
	1	External clock ((SCK)					
.6	Data	a Direction Cont	trol Bit					
	0	MSB-first mode						
	1	LSB-first mode						
.5	SIO	Mode Selectior	n Bit					
	0	Receive-only mo	ode					
	1	Transmit/receive	e mode					
.4	Shif	t Clock Edge Se	election Bi	t				
	0	Tx at falling edg	jes, Rx at ri	ising edges				
	1	Tx at rising edg	es, Rx at fa	alling edges				
.3	SIO	Counter Clear a	and Shift S	Start Bit				
	0	No action						
	1	Clear 3-bit coun	ter and sta	rt shifting				
.2	SIO	Shift Operation	Enable B	it				
	0	Disable shifter a	and clock c	ounter				
	1	Enable shifter a	nd clock co	ounter				
.1	SIO	Interrupt Enabl	e Bit					
	0	Disable SIO inte	errupt					
	1	Enable SIO inte	rrupt					
			na Pit					
.0	SIO	Interrupt Pendi	пу ыс					
.0	SIO 0	No interrupt Pendi	-	read), Clea	ar pending	bit (when w	rite)	



D9H

Set 1

SPH — Stack Po	inter (High	Byte)				D8H		Set 1
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	х	х	х	х	х	х	х	х
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register a	addressing	mode only					
.7–.0	Stack Po	inter Addro	ess (High E	Byte)				
	address (SP15–SP8)	oointer value . The lower value is und	byte of the	e stack poin	ter value is	•	

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0			
Reset Value	х	х	х	х	х	х	х	х			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Addressing Mode	Register a	Register addressing mode only									

.7–.0

Stack Pointer Address (Low Byte)

The low-byte stack pointer value is the lower eight bits of the 16-bit stack pointer address (SP7–SP0). The upper byte of the stack pointer value is located in register SPH (D8H). The SP value is undefined following a reset.



STPCON - Sto	op Control	Register				FBH	Set 1	l, Bank 0
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register a	addressing	mode only					

.7–.0

STOP Control Bits

10100101	Enable stop instruction
Other values	Disable stop instruction

NOTE: Before execute the STOP instruction, set this STPCON register as "10100101b". Otherwise the STOP instruction will not execute as well as reset will be generated.



Identifier		7	.6	;	.5	.4	.3	.2	.1	.0
set Value		0	_	I	_	х	х	x	0	0
d/Write	R	/W	_		_	R/W	R/W	R/W	R/W	R/V
Iressing Mode	Reg	ister a	address	sing mo	ode only					
	This	bit m	ust ren	nain lo	gic "0"					
.5	Not	used	for the	S3C82	75/C827	8/C8274				
.2	Fas	t Inter	rupt L	evel S	election	Bits ⁽¹⁾				
	0	0	0	IRQ0						
	0	0	1	IRQ1						
	0	1	0	IRQ2						
	0	1	1	IRQ3						
	1	0	0	IRQ4						
	1	0	1	IRQ5						
	1	1	0	IRQ6						
	1	1	1	IRQ7						
	Fas	t Inter	rupt E	nable	Bit ⁽²⁾					
	0	Disa	ble fas	t interr	upt proce	essing				
	1	Enal	ole fast	t interru	upt proce	ssing				
	Glo	bal In	terrup	t Enab	le Bit ⁽³⁾)				
	0	Disa	ble all	interru	pt proces	sing				
	1	Enal	ole all i	nterrur	ot proces	sina				

N

- 2. Setting SYM.1 to "1" enables fast interrupt processing for the interrupt level currently selected by SYM.2-SYM.4.
- 3. Following a reset, you must enable global interrupt processing by executing an EI instruction (not by writing a "1" to SYM.0).



TACON — Timer	[.] 1/A (Conti	rol R	egis	ter			E6H	Set 1	, Bank 1
Bit Identifier		7		6	.5	.4	.3	.2	.1	.0
Reset Value		0	()	0	0	0	0	0	0
Read/Write	R	/W	R/	W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	ddres	sing r	node only					
.7	Tim	er 1 C	Opera	ting I	Mode Sele	ection Bit				
	0	Two	8-bit t	timers	mode (tim	ner A/B)				
	1	One	16-bit	t timer	r mode (tim	ner 1)				
.6–.4	Tim	er 1/A		k Sel	lection Bit	S				
	0	0	0	fxx/5	512					
	0	0	1	fxx/2	56					
	0	1	0	fxx/6	64					
	0	1	1	fxx/8	3					
	1	0	0	fxx (system clo	ock)				
	1	0	1	fxt (s	sub clock)					
	1	1	0	T1CI	LK (externa	al clock)				
	1	1	1	Not a	available					
2	Time	4/4	C							
.3	0	r	effect	nter (Clear Bit					
	1	Clea	r the t		1/A counte mer counte	•	te, automat	ically cleare	ed to "0" aft	er being
.2	Tim	er 1//	\ Cou	nter	Operating	Enable Bi	t			
	0	1			g operation					
	1				operation					
		1								
.1	Tim	er 1/A	Inte	rrupt	Enable Bi	t				
	0	Disa	ble int	terrup	t					
	1	Enal	ole inte	errupt						
.0	Tim	er 1/A	Inter	rrupt	Pending E	Bit				
	0	1			-		ar pendina k	oit (when wr	ite)	
	1		-		ling (when		1 3		,	
		1		1	3 (,				



	er B Co	ontro	l Re	giste	r			E7H	Set 1	I, Bank 1
Bit Identifier	<u> </u>	.7		6	.5	.4	.3	.2	.1	.0
Reset Value		_	. (0	0	0	0	0	0	0
Read/Write		_	R/	/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	ddres	ssing n	node only					
.7	Not	used	for the	e S3C8	3275/C827	8/C8274				
.6–.4	Tim	er B (Clock	Selec	tion Bits					
	0	0	0	fxx/5	12					
	0	0	1	fxx/2	56					
	0	1	0	fxx/6	4					
	0	1	1	fxx/8						
	1	0	0	fxt (s	ub clock)					
		Others	S	Not a	available					
.3	Tim	er R (Count	ter Cl	ear Bit					
10	0	1	effect							
	1	Clea	r the		B counter ner counte		, automatic	ally cleared	to "0" after	being
.2	Tim	er B (Count	ter Op	perating E	nable Bit				
	0	T		-	g operatior					
	1	Ena	ble co	unting	operation					
.1	Tim	er B I	nterr	upt Ei	nable Bit					
	0	T		terrupt						
	1	-		errupt						
.0	Tim	er B I	nterr	upt Pe	ending Bi	t				
	0	1		-	-		ar pending I	oit (when wi	rite)	
	1	-			ing (when	,	. 3			
	L		•	•	• •					



WTCON — Wat	tch Tin	ner C	Control R	egister			E1H	Set 1	I, Bank 1
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
Reset Value		0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	jister a	addressing I	mode only					
.7	Wat	tch Ti	mer Clock	Selection	Bit				
	0	Mai	n system cl	ock dividec	l by 2 ⁷ (fx/1	28)			
	1	Sub	system clo	ock (fxt)					
.6	Wat	tch Ti	mer Interro	upt Enable	e Bit				
	0	Disa	able watch t	imer interru	ıpt				
	1	Ena	ble watch ti	mer interru	pt				
.5–.4	Buz	zzer S	ignal Sele	ction Bits					
	0	0	0.5 kHz						
	0	1	1 kHz						
	1	0	2 kHz						
	1	1	4 kHz						
.3–.2	Wat	tch Ti	mer Speed	Selection	n Bits				
	0	0	Set watch	timer inter	rupt to 1s				
	0	1	Set watch	timer inter	rupt to 0.5s				
	1	0	Set watch	timer inter	rupt to 0.25	s			
	1	1	Set watch	timer inter	rupt to 3.91	ms			
.1	Wat	tch Ti	imer Enabl	e Bit					
	0	1	able watch t		frequency	dividina cire	cuits		
	1		ble watch ti		. ,	5			
.0	Wat	tch Ti	mer Interr	upt Pendir	na Bit				
	0	T	rrupt is not j	-	-	bit when w	/rite		
	1		rrupt is pend	-					
		1							

NOTE: Watch timer clock frequency (fw) is assumed to be 32.768 kHz.



5 INTERRUPT STRUCTURE

OVERVIEW

The S3C8-series interrupt structure has three basic components: levels, vectors, and sources. The SAM8RC CPU recognizes up to eight interrupt levels and supports up to 128 interrupt vectors. When a specific interrupt level has more than one vector address, the vector priorities are established in hardware. A vector address can be assigned to one or more sources.

Levels

Interrupt levels are the main unit for interrupt priority assignment and recognition. All peripherals and I/O blocks can issue interrupt requests. In other words, peripheral and I/O operations are interrupt-driven. There are eight possible interrupt levels: IRQ0–IRQ7, also called level 0–level 7. Each interrupt level directly corresponds to an interrupt request number (IRQn). The total number of interrupt levels used in the interrupt structure varies from device to device. The S3C8275/C8278/C8274 interrupt structure recognizes eight interrupt levels.

The interrupt level numbers 0 through 7 do not necessarily indicate the relative priority of the levels. They are just identifiers for the interrupt levels that are recognized by the CPU. The relative priority of different interrupt levels is determined by settings in the interrupt priority register, IPR. Interrupt group and subgroup logic controlled by IPR settings lets you define more complex priority relationships between different levels.

Vectors

Each interrupt level can have one or more interrupt vectors, or it may have no vector address assigned at all. The maximum number of vectors that can be supported for a given level is 128 (The actual number of vectors used for S3C8-series devices is always much smaller). If an interrupt level has more than one vector address, the vector priorities are set in hardware. S3C8275/C8278/C8274 uses twelve vectors.

Sources

A source is any peripheral that generates an interrupt. A source can be an external pin or a counter overflow. Each vector can have several interrupt sources. In the S3C8275/C8278/C8274 interrupt structure, there are twelve possible interrupt sources.

When a service routine starts, the respective pending bit should be either cleared automatically by hardware or cleared "manually" by program software. The characteristics of the source's pending mechanism determine which method would be used to clear its respective pending bit.



INTERRUPT TYPES

The three components of the S3C8 interrupt structure described before — levels, vectors, and sources — are combined to determine the interrupt structure of an individual device and to make full use of its available interrupt logic. There are three possible combinations of interrupt structure components, called interrupt types 1, 2, and 3. The types differ in the number of vectors and interrupt sources assigned to each level (see Figure 5-1):

Type 1: One level (IRQn) + one vector (V_1) + one source (S_1)

Type 2: One level (IRQn) + one vector (V₁) + multiple sources $(S_1 - S_n)$

Type 3: One level (IRQn) + multiple vectors $(V_1 - V_n)$ + multiple sources $(S_1 - S_n, S_{n+1} - S_{n+m})$

In the S3C8275/C8278/C8274 microcontroller, two interrupt types are implemented.

	Levels	Vectors	Sources
Type 1:	IRQn —	V1	S1
Type 2:	IRQn —	V1	S1 S2
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			S3
			L Sn
Type 3:	IRQn ——	V1	S1 S2 S3
		V3	Sn
2. In the		nd Vn value is expandable. 78/C8274 implementation, 3 are used.	Sn + 1 Sn + 2 Sn + m

Figure 5-1. S3C8-Series Interrupt Types



S3C8275/C8278/C8274 INTERRUPT STRUCTURE

The S3C8275/C8278/C8274 microcontroller supports twelve interrupt sources. All twelve of the interrupt sources have a corresponding interrupt vector address. Eight interrupt levels are recognized by the CPU in this device-specific interrupt structure, as shown in Figure 5-2.

When multiple interrupt levels are active, the interrupt priority register (IPR) determines the order in which contending interrupts are to be serviced. If multiple interrupts occur within the same interrupt level, the interrupt with the lowest vector address is usually processed first (The relative priorities of multiple interrupts within a single level are fixed in hardware).

When the CPU grants an interrupt request, interrupt processing starts. All other interrupts are disabled and the program counter value and status flags are pushed to stack. The starting address of the service routine is fetched from the appropriate vector address (plus the next 8-bit value to concatenate the full 16-bit address) and the service routine is executed.

Levels	Vectors	Sources	Reset/Clear
RESET	100H	Basic timer overflow	H/W
IRQ0 —	—— F0H ———	Timer 1/A match	S/W
IKQU	— F2H —	—— Timer B match	S/W
IRQ1 —	—— F4H ———	SIO interrupt	S/W
IRQ2	—— F6H ———	Watch timer overflow	S/W
IRQ3 —	—— E0H ———	P0.0 external interrupt	S/W
IRQ4	—— E2H ———	P0.1 external interrupt	S/W
IRQ5 —	—— E4H ———	P0.2 external interrupt	S/W
IRQ6	E6H	P1.3 external interrupt	S/W
Г	—— E8H ———	P1.4 external interrupt	S/W
	—— EAH ———	P1.5 external interrupt	S/W
IRQ7	— ЕСН — —	P1.6 external interrupt	S/W
L	EEH	P1.7 external interrupt	S/W
For examp level are s	ole, F0H has higher prio et at the factory.	low vector address has high priori rity than F2H within the level IRQ. y a rising or falling edge, dependi	0 the priorities within each

Figure 5-2. S3C8275/C8278/C8274 Interrupt Structure



INTERRUPT VECTOR ADDRESSES

All interrupt vector addresses for the S3C8275/C8278/C8274 interrupt structure are stored in the vector address area of the internal 16-Kbyte ROM, 0H–3FFFH, or 8, 4-Kbyte (see Figure 5-3).

You can allocate unused locations in the vector address area as normal program memory. If you do so, please be careful not to overwrite any of the stored vector addresses (Table 5-1 lists all vector addresses).

The program reset address in the ROM is 0100H.




Figure 5-3. ROM Vector Address Area



Vector Address		Interrupt Source	Req	uest	est Reset/Clear	
Decimal Value	Hex Value		Interrupt Level	Priority in Level	H/W	S/W
256	100H	Basic timer overflow	Reset	-	\checkmark	
242	F2H	Timer B match	IRQ0	1		
240	F0H	Timer 1/A match		0		\checkmark
244	F4H	SIO interrupt	IRQ1	-		
246	F6H	Watch timer overflow	IRQ2	-		
224	E0H	P0.0 external interrupt	IRQ3	-		
226	E2H	P0.1 external interrupt	IRQ4	-		
228	E4H	P0.2 external interrupt	IRQ5	_		
230	E6H	P1.3 external interrupt	IRQ6	_		
238	EEH	P1.7 external interrupt	IRQ7	3		
236	ECH	P1.6 external interrupt		2		\checkmark
234	EAH	P1.5 external interrupt		1		\checkmark
232	E8H	P1.4 external interrupt		0		\checkmark

Table 5-1. Interrupt Vectors

NOTES:

1. Interrupt priorities are identified in inverse order: "0" is the highest priority, "1" is the next highest, and so on.

2. If two or more interrupts within the same level contend, the interrupt with the lowest vector address usually has priority over one with a higher vector address. The priorities within a given level are fixed in hardware.



ENABLE/DISABLE INTERRUPT INSTRUCTIONS (EI, DI)

Executing the Enable Interrupts (EI) instruction globally enables the interrupt structure. All interrupts are then serviced as they occur according to the established priorities.

NOTE

The system initialization routine executed after a reset must always contain an EI instruction to globally enable the interrupt structure.

During the normal operation, you can execute the DI (Disable Interrupt) instruction at any time to globally disable interrupt processing. The EI and DI instructions change the value of bit 0 in the SYM register.

SYSTEM-LEVEL INTERRUPT CONTROL REGISTERS

In addition to the control registers for specific interrupt sources, four system-level registers control interrupt processing:

- The interrupt mask register, IMR, enables (un-masks) or disables (masks) interrupt levels.
- The interrupt priority register, IPR, controls the relative priorities of interrupt levels.
- The interrupt request register, IRQ, contains interrupt pending flags for each interrupt level (as opposed to each interrupt source).
- The system mode register, SYM, enables or disables global interrupt processing (SYM settings also enable fast interrupts and control the activity of external interface, if implemented).

Control Register	ID	R/W	Function Description
Interrupt mask register	IMR	R/W	Bit settings in the IMR register enable or disable interrupt processing for each of the eight interrupt levels: IRQ0–IRQ7.
Interrupt priority register	IPR	R/W	Controls the relative processing priorities of the interrupt levels. The seven levels of S3C8275/C8278/C8274 are organized into three groups: A, B, and C. Group A is IRQ0 and IRQ1, group B is IRQ2, IRQ3 and IRQ4, and group C is IRQ5, IRQ6, and IRQ7.
Interrupt request register	IRQ	R	This register contains a request pending bit for each interrupt level.
System mode register	SYM	R/W	This register enables/disables fast interrupt processing and dynamic global interrupt processing.

Table 5-2. Interrupt Control Register Overview

NOTE: Before IMR register is changed to any value, all interrupts must be disable. Using DI instruction is recommended.



INTERRUPT PROCESSING CONTROL POINTS

Interrupt processing can therefore be controlled in two ways: globally or by specific interrupt level and source. The system-level control points in the interrupt structure are:

- Global interrupt enable and disable (by EI and DI instructions or by direct manipulation of SYM.0)
- Interrupt level enable/disable settings (IMR register)
- Interrupt level priority settings (IPR register)
- Interrupt source enable/disable settings in the corresponding peripheral control registers

NOTE

When writing an application program that handles interrupt processing, be sure to include the necessary register file address (register pointer) information.




Figure 5-4. Interrupt Function Diagram



PERIPHERAL INTERRUPT CONTROL REGISTERS

For each interrupt source there is one or more corresponding peripheral control registers that let you control the interrupt generated by the related peripheral (see Table 5-3).

Interrupt Source	Interrupt Level	Register(s)	Location(s) in Set 1
Timer B match Timer 1/A match	IRQ0	TBCON, TBDATA, TBCNT TACON, TADATA, TACNT	E7H, E5H, E3H, bank 1 E6H, E4H, E2H, bank 1
SIO interrupt	IRQ1	SIOCON SIODATA SIOPS	E1H, bank 0 E2H, bank 0 E3H, bank 0
Watch timer overflow	IRQ2	WTCON	E1H, bank 1
P0.0 external interrupt	IRQ3	POCONL EXTICONL EXTIPND	E5H, bank 0 F9H, bank 0 F7H, bank 0
P0.1 external interrupt	IRQ4	POCONL EXTICONL EXTIPND	E5H, bank 0 F9H, bank 0 F7H, bank 0
P0.2 external interrupt	IRQ5	POCONL EXTICONL EXTIPND	E5H, bank 0 F9H, bank 0 F7H, bank 0
P1.3 external interrupt	IRQ6	P1CONL EXTICONL EXTIPND	E8H, bank 0 F9H, bank 0 F7H, bank 0
P1.7 external interrupt P1.6 external interrupt P1.5 external interrupt P1.4 external interrupt	IRQ7	P1CONH EXTICONH EXTIPND	E7H, bank 0 F8H, bank 0 F7H, bank 0

Table 5-3. Interrupt Source Control and Data Registers



SYSTEM MODE REGISTER (SYM)

The system mode register, SYM (set 1, DEH), is used to globally enable and disable interrupt processing and to control fast interrupt processing (see Figure 5-5).

A reset clears SYM.1, and SYM.0 to "0". The 3-bit value for fast interrupt level selection, SYM.4–SYM.2, is undetermined.

The instructions EI and DI enable and disable global interrupt processing, respectively, by modifying the bit 0 value of the SYM register. In order to enable interrupt processing an Enable Interrupt (EI) instruction must be included in the initialization routine, which follows a reset operation. Although you can manipulate SYM.0 directly to enable and disable interrupts during the normal operation, it is recommended to use the EI and DI instructions for this purpose.




Figure 5-5. System Mode Register (SYM)



INTERRUPT MASK REGISTER (IMR)

The interrupt mask register, IMR (set 1, DDH) is used to enable or disable interrupt processing for individual interrupt levels. After a reset, all IMR bit values are undetermined and must therefore be written to their required settings by the initialization routine.

Each IMR bit corresponds to a specific interrupt level: bit 1 to IRQ1, bit 2 to IRQ2, and so on. When the IMR bit of an interrupt level is cleared to "0", interrupt processing for that level is disabled (masked). When you set a level's IMR bit to "1", interrupt processing for the level is enabled (not masked).

The IMR register is mapped to register location DDH in set 1. Bit values can be read and written by instructions using the Register addressing mode.




Figure 5-6. Interrupt Mask Register (IMR)



INTERRUPT PRIORITY REGISTER (IPR)

The interrupt priority register, IPR (set 1, bank 0, FFH), is used to set the relative priorities of the interrupt levels in the microcontroller's interrupt structure. After a reset, all IPR bit values are undetermined and must therefore be written to their required settings by the initialization routine.

When more than one interrupt sources are active, the source with the highest priority level is serviced first. If two sources belong to the same interrupt level, the source with the lower vector address usually has the priority (This priority is fixed in hardware).

To support programming of the relative interrupt level priorities, they are organized into groups and subgroups by the interrupt logic. Please note that these groups (and subgroups) are used only by IPR logic for the IPR register priority definitions (see Figure 5-7):

Group A	IRQ0, IRQ1
Group B	IRQ2, IRQ3, IRQ4
Group C	IRQ5, IRQ6, IRQ7




Figure 5-7. Interrupt Request Priority Groups

As you can see in Figure 5-8, IPR.7, IPR.4, and IPR.1 control the relative priority of interrupt groups A, B, and C. For example, the setting "001B" for these bits would select the group relationship B > C > A. The setting "101B" would select the relationship C > B > A.

The functions of the other IPR bit settings are as follows:

- IPR.5 controls the relative priorities of group C interrupts.
- Interrupt group C includes a subgroup that has an additional priority relationship among the interrupt levels 5, 6, and 7. IPR.6 defines the subgroup C relationship. IPR.5 controls the interrupt group C.
- IPR.0 controls the relative priority setting of IRQ0 and IRQ1 interrupts.






Figure 5-8. Interrupt Priority Register (IPR)



INTERRUPT REQUEST REGISTER (IRQ)

You can poll bit values in the interrupt request register, IRQ (set 1, DCH), to monitor interrupt request status for all levels in the microcontroller's interrupt structure. Each bit corresponds to the interrupt level of the same number: bit 0 to IRQ0, bit 1 to IRQ1, and so on. A "0" indicates that no interrupt request is currently being issued for that level. A "1" indicates that an interrupt request has been generated for that level.

IRQ bit values are read-only addressable using Register addressing mode. You can read (test) the contents of the IRQ register at any time using bit or byte addressing to determine the current interrupt request status of specific interrupt levels. After a reset, all IRQ status bits are cleared to "0".

You can poll IRQ register values even if a DI instruction has been executed (that is, if global interrupt processing is disabled). If an interrupt occurs while the interrupt structure is disabled, the CPU will not service it. You can, however, still detect the interrupt request by polling the IRQ register. In this way, you can determine which events occurred while the interrupt structure was globally disabled.




Figure 5-9. Interrupt Request Register (IRQ)



INTERRUPT PENDING FUNCTION TYPES

Overview

There are two types of interrupt pending bits: one type that is automatically cleared by hardware after the interrupt service routine is acknowledged and executed; the other that must be cleared in the interrupt service routine.

Pending Bits Cleared Automatically by Hardware

For interrupt pending bits that are cleared automatically by hardware, interrupt logic sets the corresponding pending bit to "1" when a request occurs. It then issues an IRQ pulse to inform the CPU that an interrupt is waiting to be serviced. The CPU acknowledges the interrupt source by sending an IACK, executes the service routine, and clears the pending bit to "0". This type of pending bit is not mapped and cannot, therefore, be read or written by application software.

Pending Bits Cleared by the Service Routine

The second type of pending bit is the one that should be cleared by program software. The service routine must clear the appropriate pending bit before a return-from-interrupt subroutine (IRET) occurs. To do this, a "0" must be written to the corresponding pending bit location in the source's mode or control register.



INTERRUPT SOURCE POLLING SEQUENCE

The interrupt request polling and servicing sequence is as follows:

- 1. A source generates an interrupt request by setting the interrupt request bit to "1".
- 2. The CPU polling procedure identifies a pending condition for that source.
- 3. The CPU checks the source's interrupt level.
- 4. The CPU generates an interrupt acknowledge signal.
- 5. Interrupt logic determines the interrupt's vector address.
- 6. The service routine starts and the source's pending bit is cleared to "0" (by hardware or by software).
- 7. The CPU continues polling for interrupt requests.

INTERRUPT SERVICE ROUTINES

Before an interrupt request is serviced, the following conditions must be met:

- Interrupt processing must be globally enabled (EI, SYM.0 = "1")
- The interrupt level must be enabled (IMR register)
- The interrupt level must have the highest priority if more than one levels are currently requesting service
- The interrupt must be enabled at the interrupt's source (peripheral control register)

When all the above conditions are met, the interrupt request is acknowledged at the end of the instruction cycle. The CPU then initiates an interrupt machine cycle that completes the following processing sequence:

- 1. Reset (clear to "0") the interrupt enable bit in the SYM register (SYM.0) to disable all subsequent interrupts.
- 2. Save the program counter (PC) and status flags to the system stack.
- 3. Branch to the interrupt vector to fetch the address of the service routine.
- 4. Pass control to the interrupt service routine.

When the interrupt service routine is completed, the CPU issues an Interrupt Return (IRET). The IRET restores the PC and status flags, setting SYM.0 to "1". It allows the CPU to process the next interrupt request.



GENERATING INTERRUPT VECTOR ADDRESSES

The interrupt vector area in the ROM (00H–FFH) contains the addresses of interrupt service routines that correspond to each level in the interrupt structure. Vectored interrupt processing follows this sequence:

- 1. Push the program counter's low-byte value to the stack.
- 2. Push the program counter's high-byte value to the stack.
- 3. Push the FLAG register values to the stack.
- 4. Fetch the service routine's high-byte address from the vector location.
- 5. Fetch the service routine's low-byte address from the vector location.
- 6. Branch to the service routine specified by the concatenated 16-bit vector address.

NOTE

A 16-bit vector address always begins at an even-numbered ROM address within the range of 00H–FFH.

NESTING OF VECTORED INTERRUPTS

It is possible to nest a higher-priority interrupt request while a lower-priority request is being serviced. To do this, you must follow these steps:

- 1. Push the current 8-bit interrupt mask register (IMR) value to the stack (PUSH IMR).
- 2. Load the IMR register with a new mask value that enables only the higher priority interrupt.
- 3. Execute an EI instruction to enable interrupt processing (a higher priority interrupt will be processed if it occurs).
- 4. When the lower-priority interrupt service routine ends, restore the IMR to its original value by returning the previous mask value from the stack (POP IMR).
- 5. Execute an IRET.

Depending on the application, you may be able to simplify the procedure above to some extent.

INSTRUCTION POINTER (IP)

The instruction pointer (IP) is adopted by all the S3C8-series microcontrollers to control the optional high-speed interrupt processing feature called *fast interrupts*. The IP consists of register pair DAH and DBH. The names of IP registers are IPH (high byte, IP15–IP8) and IPL (low byte, IP7–IP0).

FAST INTERRUPT PROCESSING

The feature called *fast interrupt processing* allows an interrupt within a given level to be completed in approximately 6 clock cycles rather than the usual 16 clock cycles. To select a specific interrupt level for fast interrupt processing, you write the appropriate 3-bit value to SYM.4–SYM.2. Then, to enable fast interrupt processing for the selected level, you set SYM.1 to "1".



FAST INTERRUPT PROCESSING (Continued)

Two other system registers support fast interrupt processing:

- The instruction pointer (IP) contains the starting address of the service routine (and is later used to swap the program counter values), and
- When a fast interrupt occurs, the contents of the FLAGS register is stored in an unmapped, dedicated register called FLAGS' ("FLAGS prime").

NOTE

For the S3C8275/C8278/C8274 microcontroller, the service routine for any one of the eight interrupt levels: IRQ0–IRQ7, can be selected for fast interrupt processing.

Procedure for Initiating Fast Interrupts

To initiate fast interrupt processing, follow these steps:

- 1. Load the start address of the service routine into the instruction pointer (IP).
- 2. Load the interrupt level number (IRQn) into the fast interrupt selection field (SYM.4–SYM.2)
- 3. Write a "1" to the fast interrupt enable bit in the SYM register.

Fast Interrupt Service Routine

When an interrupt occurs in the level selected for fast interrupt processing, the following events occur:

- 1. The contents of the instruction pointer and the PC are swapped.
- 2. The FLAG register values are written to the FLAGS' ("FLAGS prime") register.
- 3. The fast interrupt status bit in the FLAGS register is set.
- 4. The interrupt is serviced.
- 5. Assuming that the fast interrupt status bit is set, when the fast interrupt service routine ends, the instruction pointer and PC values are swapped back.
- 6. The content of FLAGS' ("FLAGS prime") is copied automatically back to the FLAGS register.
- 7. The fast interrupt status bit in FLAGS is cleared automatically.

Relationship to Interrupt Pending Bit Types

As described previously, there are two types of interrupt pending bits: One type that is automatically cleared by hardware after the interrupt service routine is acknowledged and executed; the other that must be cleared by the application program's interrupt service routine. You can select fast interrupt processing for interrupts with either type of pending condition clear function — by hardware or by software.

Programming Guidelines

Remember that the only way to enable/disable a fast interrupt is to set/clear the fast interrupt enable bit in the SYM register, SYM.1. Executing an EI or DI instruction globally enables or disables all interrupt processing, including fast interrupts. If you use fast interrupts, remember to load the IP with a new start address when the fast interrupt service routine ends.



6 INSTRUCTION SET

OVERVIEW

The SAM88RC instruction set is specifically designed to support the large register files that are typical of most SAM8 microcontrollers. There are 78 instructions. The powerful data manipulation capabilities and features of the instruction set include:

- A full complement of 8-bit arithmetic and logic operations, including multiply and divide
- No special I/O instructions (I/O control/data registers are mapped directly into the register file)
- Decimal adjustment included in binary-coded decimal (BCD) operations
- 16-bit (word) data can be incremented and decremented
- Flexible instructions for bit addressing, rotate, and shift operations

DATA TYPES

The SAM8 CPU performs operations on bits, bytes, BCD digits, and two-byte words. Bits in the register file can be set, cleared, complemented, and tested. Bits within a byte are numbered from 7 to 0, where bit 0 is the least significant (right-most) bit.

REGISTER ADDRESSING

To access an individual register, an 8-bit address in the range 0-255 or the 4-bit address of a working register is specified. Paired registers can be used to construct 16-bit data or 16-bit program memory or data memory addresses. For detailed information about register addressing, please refer to Section 2, "Address Spaces."

ADDRESSING MODES

There are seven explicit addressing modes: Register (R), Indirect Register (IR), Indexed (X), Direct (DA), Relative (RA), Immediate (IM), and Indirect (IA). For detailed descriptions of these addressing modes, please refer to Section 3, "Addressing Modes."



Mnemonic	Operands	Instruction
Load Instructions		
CLR	dst	Clear
LD	dst,src	Load
LDB	dst,src	Load bit
LDE	dst,src	Load external data memory
LDC	dst,src	Load program memory
LDED	dst,src	Load external data memory and decrement
LDCD	dst,src	Load program memory and decrement
LDEI	dst,src	Load external data memory and increment
LDCI	dst,src	Load program memory and increment
LDEPD	dst,src	Load external data memory with pre-decrement
LDCPD	dst,src	Load program memory with pre-decrement
LDEPI	dst,src	Load external data memory with pre-increment
LDCPI	dst,src	Load program memory with pre-increment
LDW	dst,src	Load word
POP	dst	Pop from stack
POPUD	dst,src	Pop user stack (decrementing)
POPUI	dst,src	Pop user stack (incrementing)
PUSH	SIC	Push to stack
PUSHUD	dst,src	Push user stack (decrementing)
PUSHUI	dst,src	Push user stack (incrementing)

Table 6-1. Instruction Group Summary



Mnemonic	Operands	Instruction
Arithmetic Instructi	ons	
ADC	dst,src	Add with carry
ADD	dst,src	Add
CP	dst,src	Compare
DA	dst	Decimal adjust
DEC	dst	Decrement
DECW	dst	Decrement word
DIV	dst,src	Divide
INC	dst	Increment
INCW	dst	Increment word
MULT	dst,src	Multiply
SBC	dst,src	Subtract with carry
SUB	dst,src	Subtract
Logic Instructions		
AND	dst,src	Logical AND
COM	dst	Complement
OR	dst,src	Logical OR

Logical exclusive OR

Table 6-1. Instruction Group Summary (Continued)



XOR

dst,src

Mnemonic	Operands	Instruction
Program Control I	nstructions	
BTJRF	dst,src	Bit test and jump relative on false
BTJRT	dst,src	Bit test and jump relative on true
CALL	dst	Call procedure
CPIJE	dst,src	Compare, increment and jump on equal
CPIJNE	dst,src	Compare, increment and jump on non-equal
DJNZ	r,dst	Decrement register and jump on non-zero
ENTER		Enter
EXIT		Exit
IRET		Interrupt return
JP	cc,dst	Jump on condition code
JP	dst	Jump unconditional
JR	cc,dst	Jump relative on condition code
NEXT		Next
RET		Return
WFI		Wait for interrupt
Bit Manipulation I	nstructions	
BAND	dst,src	Bit AND
BCP	dst,src	Bit compare
ВПС	dst	Bit complement

Bit reset

Bit set Bit OR

Bit XOR

Test under mask

Test complement under mask

Table 6-1. Instruction Group Summary (Continued)



BITR

BITS

BOR

BXOR

TCM

ΤМ

dst

dst

dst,src

dst,src

dst,src

dst,src

Mnemonic	Operands	Instruction	
Rotate and Shift	Instructions		
RL	dst	Rotate left	
RLC	dst	Rotate left through carry	
RR	dst	Rotate right	
RRC	dst	Rotate right through carry	
SRA	dst	Shift right arithmetic	
SWAP	dst	Swap nibbles	
CPU Control Inst	ructions		
CCF		Complement carry flag	
DI		Disable interrupts	
EI		Enable interrupts	
IDLE		Enter Idle mode	
NOP		No operation	
RCF		Reset carry flag	
SB0		Set bank 0	
SB1		Set bank 1	
SCF		Set carry flag	
SRP	src	Set register pointers	
SRP0	src	Set register pointer 0	
SRP1	src	Set register pointer 1	
STOP		Enter Stop mode	

Table 6-1. Instruction Group Summary (Concluded)



FLAGS REGISTER (FLAGS)

The flags register FLAGS contains eight bits that describe the current status of CPU operations. Four of these bits, FLAGS.7–FLAGS.4, can be tested and used with conditional jump instructions; two others FLAGS.3 and FLAGS.2 are used for BCD arithmetic.

The FLAGS register also contains a bit to indicate the status of fast interrupt processing (FLAGS.1) and a bank address status bit (FLAGS.0) to indicate whether bank 0 or bank 1 is currently being addressed. FLAGS register can be set or reset by instructions as long as its outcome does not affect the flags, such as, Load instruction.

Logical and Arithmetic instructions such as, AND, OR, XOR, ADD, and SUB can affect the Flags register. For example, the AND instruction updates the Zero, Sign and Overflow flags based on the outcome of the AND instruction. If the AND instruction uses the Flags register as the destination, then simultaneously, two write will occur to the Flags register producing an unpredictable result.




Figure 6-1. System Flags Register (FLAGS)



FLAG DESCRIPTIONS

C Carry Flag (FLAGS.7)

The C flag is set to "1" if the result from an arithmetic operation generates a carry-out from or a borrow to the bit 7 position (MSB). After rotate and shift operations, it contains the last value shifted out of the specified register. Program instructions can set, clear, or complement the carry flag.

Z Zero Flag (FLAGS.6)

For arithmetic and logic operations, the Z flag is set to "1" if the result of the operation is zero. For operations that test register bits, and for shift and rotate operations, the Z flag is set to "1" if the result is logic zero.

S Sign Flag (FLAGS.5)

Following arithmetic, logic, rotate, or shift operations, the sign bit identifies the state of the MSB of the result. A logic zero indicates a positive number and a logic one indicates a negative number.

V Overflow Flag (FLAGS.4)

The V flag is set to "1" when the result of a two's-complement operation is greater than + 127 or less than - 128. It is also cleared to "0" following logic operations.

D Decimal Adjust Flag (FLAGS.3)

The DA bit is used to specify what type of instruction was executed last during BCD operations, so that a subsequent decimal adjust operation can execute correctly. The DA bit is not usually accessed by programmers, and cannot be used as a test condition.

Half-Carry Flag (FLAGS.2)

The H bit is set to "1" whenever an addition generates a carry-out of bit 3, or when a subtraction borrows out of bit 4. It is used by the Decimal Adjust (DA) instruction to convert the binary result of a previous addition or subtraction into the correct decimal (BCD) result. The H flag is seldom accessed directly by a program.

FIS Fast Interrupt Status Flag (FLAGS.1)

The FIS bit is set during a fast interrupt cycle and reset during the IRET following interrupt servicing. When set, it inhibits all interrupts and causes the fast interrupt return to be executed when the IRET instruction is executed.

BA Bank Address Flag (FLAGS.0)

The BA flag indicates which register bank in the set 1 area of the internal register file is currently selected, bank 0 or bank 1. The BA flag is cleared to "0" (select bank 0) when you execute the SB0 instruction and is set to "1" (select bank 1) when you execute the SB1 instruction.



INSTRUCTION SET NOTATION

Flag	Description		
С	Carry flag		
Z	Zero flag		
S	Sign flag		
V	Overflow flag		
D	Decimal-adjust flag		
Н	Half-carry flag		
0	Cleared to logic zero		
1	Set to logic one		
*	Set or cleared according to operation		
-	Value is unaffected		
х	Value is undefined		

Table 6-2. Flag Notation Conventions

Table 6-3. Instruction Set Symbols

Symbol	Description
dst	Destination operand
src	Source operand
@	Indirect register address prefix
PC	Program counter
IP	Instruction pointer
FLAGS	Flags register (D5H)
RP	Register pointer
#	Immediate operand or register address prefix
н	Hexadecimal number suffix
D	Decimal number suffix
В	Binary number suffix
орс	Opcode



Notation	Description	Actual Operand Range
СС	Condition code	See list of condition codes in Table 6-6.
r	Working register only	Rn (n = 0–15)
rb	Bit (b) of working register	Rn.b (n = 0–15, b = 0–7)
rO	Bit 0 (LSB) of working register	Rn (n = 0–15)
rr	Working register pair	RRp (p = 0, 2, 4,, 14)
R	Register or working register	reg or Rn (reg = 0–255, n = 0–15)
Rb	Bit 'b' of register or working register	reg.b (reg = 0–255, b = 0–7)
RR	Register pair or working register pair	reg or RRp (reg = 0–254, even number only, where $p = 0, 2,, 14$)
IA	Indirect addressing mode	addr (addr = 0-254, even number only)
lr	Indirect working register only	@Rn (n = 0–15)
IR	Indirect register or indirect working register	@Rn or @reg (reg = 0–255, n = 0–15)
Irr	Indirect working register pair only	@RRp (p = 0, 2,, 14)
IRR	Indirect register pair or indirect working register pair	@RRp or @reg (reg = 0–254, even only, where $p = 0, 2,, 14$)
Х	Indexed addressing mode	#reg [Rn] (reg = 0–255, n = 0–15)
XS	Indexed (short offset) addressing mode	#addr [RRp] (addr = range -128 to $+127$, where $p = 0, 2,, 14$)
xl	Indexed (long offset) addressing mode	#addr [RRp] (addr = range 0–65535, where $p = 0, 2,, 14$)
da	Direct addressing mode	addr (addr = range 0–65535)
ra	Relative addressing mode	addr (addr = number in the range +127 to -128 that is an offset relative to the address of the next instruction)
im	Immediate addressing mode	#data (data = 0–255)
iml	Immediate (long) addressing mode	#data (data = range 0-65535)

Table 6-4. Instru	ction Notation	Conventions
-------------------	----------------	-------------



OPCODE MAP									
LOWER NIBBLE (HEX)									
	_	0	1	2	3	4	5	6	7
U	0	DEC R1	DEC IR1	ADD r1,r2	ADD r1,Ir2	ADD R2,R1	ADD IR2,R1	ADD R1,IM	BOR r0–Rb
Ρ	1	RLC R1	RLC IR1	ADC r1,r2	ADC r1,Ir2	ADC R2,R1	ADC IR2,R1	ADC R1,IM	BCP r1.b, R2
Ρ	2	INC R1	INC IR1	SUB r1,r2	SUB r1,Ir2	SUB R2,R1	SUB IR2,R1	SUB R1,IM	BXOR r0–Rb
Е	3	JP IRR1	SRP/0/1 IM	SBC r1,r2	SBC r1,Ir2	SBC R2,R1	SBC IR2,R1	SBC R1,IM	BTJR r2.b, RA
R	4	DA R1	DA IR1	OR r1,r2	OR r1,Ir2	OR R2,R1	OR IR2,R1	OR R1,IM	LDB r0–Rb
	5	POP R1	POP IR1	AND r1,r2	AND r1,Ir2	AND R2,R1	AND IR2,R1	AND R1,IM	BITC r1.b
N	6	COM R1	COM IR1	TCM r1,r2	TCM r1,Ir2	TCM R2,R1	TCM IR2,R1	TCM R1,IM	BAND r0–Rb
I	7	PUSH R2	PUSH IR2	TM r1,r2	TM r1,Ir2	TM R2,R1	TM IR2,R1	TM R1,IM	BIT r1.b
В	8	DECW RR1	DECW IR1	PUSHUD IR1,R2	PUSHUI IR1,R2	MULT R2,RR1	MULT IR2,RR1	MULT IM,RR1	LD r1, x, r2
В	9	RL R1	RL IR1	POPUD IR2,R1	POPUI IR2,R1	DIV R2,RR1	DIV IR2,RR1	DIV IM,RR1	LD r2, x, r1
L	A	INCW RR1	INCW IR1	CP r1,r2	CP r1,Ir2	CP R2,R1	CP IR2,R1	CP R1,IM	LDC r1, Irr2, xL
Е	В	CLR R1	CLR IR1	XOR r1,r2	XOR r1,Ir2	XOR R2,R1	XOR IR2,R1	XOR R1,IM	LDC r2, Irr2, xL
	С	RRC R1	RRC IR1	CPIJE Ir,r2,RA	LDC r1,Irr2	LDW RR2,RR1	LDW IR2,RR1	LDW RR1,IML	LD r1, lr2
н	D	SRA R1	SRA IR1	CPIJNE Irr,r2,RA	LDC r2,Irr1	CALL IA1		LD IR1,IM	LD Ir1, r2
Е	E	RR R1	RR IR1	LDCD r1,Irr2	LDCI r1,Irr2	LD R2,R1	LD R2,IR1	LD R1,IM	LDC r1, Irr2, xs
x	F	SWAP R1	SWAP IR1	LDCPD r2,Irr1	LDCPI r2,Irr1	CALL IRR1	LD IR2,R1	CALL DA1	LDC r2, Irr1, xs

Table 6-5. Opcode Quick Reference



OPCODE MAP									
LOWER NIBBLE (HEX)									
	-	8	9	А	В	С	D	E	F
U	0	LD r1,R2	LD r2,R1	DJNZ r1,RA	JR cc,RA	LD r1,IM	JP cc,DA	INC r1	NEXT
Р	1	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	ENTER
Р	2								EXIT
Е	3								WFI
R	4								SB0
	5								SB1
N	6								IDLE
I	7	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	STOP
в	8								DI
в	9								EI
L	A								RET
Е	В								IRET
	С								RCF
н	D	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	SCF
Е	E								CCF
x	F	LD r1,R2	LD r2,R1	DJNZ r1,RA	JR cc,RA	LD r1,IM	JP cc,DA	INC r1	NOP



CONDITION CODES

The opcode of a conditional jump always contains a 4-bit field called the condition code (cc). This specifies under which conditions it is to execute the jump. For example, a conditional jump with the condition code for "equal" after a compare operation only jumps if the two operands are equal. Condition codes are listed in Table 6-6.

The carry (C), zero (Z), sign (S), and overflow (V) flags are used to control the operation of conditional jump instructions.

Binary Mnemonic		Description	Flags Set	
0000	F	Always false	-	
1000	т	Always true	-	
0111 ^(note)	С	Carry	C = 1	
1111 ^(note)	NC	No carry	C = 0	
0110 ^(note)	Z	Zero	Z = 1	
1110 ^(note)	NZ	Not zero	Z = 0	
1101	PL	Plus	S = 0	
0101	MI	Minus	S = 1	
0100	OV	Overflow	V = 1	
1100	NOV	No overflow	V = 0	
0110 ^(note)	EQ	Equal	Z = 1	
1110 ^(note)	NE	Not equal	Z = 0	
1001	GE	Greater than or equal	(S XOR V) = 0	
0001	LT	Less than	(S XOR V) = 1	
1010	GT	Greater than	(Z OR (S XOR V)) = 0	
0010	LE	Less than or equal	(Z OR (S XOR V)) = 1	
1111 ^(note)	UGE	Unsigned greater than or equal	C = 0	
0111 ^(note)	ULT	Unsigned less than	C = 1	
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1	
0011	ULE	Unsigned less than or equal	(C OR Z) = 1	

NOTES:

 It indicates condition codes that are related to two different mnemonics but which test the same flag. For example, Z and EQ are both true if the zero flag (Z) is set, but after an ADD instruction, Z would probably be used; after a CP instruction, however, EQ would probably be used.

2. For operations involving unsigned numbers, the special condition codes UGE, ULT, UGT, and ULE must be used.



INSTRUCTION DESCRIPTIONS

This section contains detailed information and programming examples for each instruction in the SAM8 instruction set. Information is arranged in a consistent format for improved readability and for fast referencing. The following information is included in each instruction description:

- Instruction name (mnemonic)
- Full instruction name
- Source/destination format of the instruction operand
- Shorthand notation of the instruction's operation
- Textual description of the instruction's effect
- Specific flag settings affected by the instruction
- Detailed description of the instruction's format, execution time, and addressing mode(s)
- Programming example(s) explaining how to use the instruction



ADC - Add with carry

ADC	dst,src							
Operation:	dst ← dst	t + src + c						
	the sum is st addition is pe	tored in the destin erformed. In multip	h the setting of the ation. The contents ole precision arithn to be carried into	s of the sound t	urce are una nstruction p	affected. Two ermits the ca	s-comple	ement
Flags:	 C: Set if there is a carry from the most significant bit of the result; cleared otherwise. Z: Set if the result is "0"; cleared otherwise. S: Set if the result is negative; cleared otherwise. V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise. D: Always cleared to "0". H: Set if there is a carry from the most significant bit of the low-order four bits of the result; cleared otherwise. 							
Format:		-						
				Bytes	Cycles	Opcode (Hex)	Addr I <u>dst</u>	Mode <u>src</u>
	орс	dst src		2	4	12	r	r
					6	13	r	lr
	орс	src dst		3	6	14	R	R
					6	15	R	IR
	орс	dst src		3	6	16	R	IM
Examples:	Given: R1 register 03H		03H, C flag = "1"	, register 0)1H = 20H	l, register 02	H = 03	H, and
	ADC R1,F	R2 \rightarrow	R1 = 14H, F	R2 = 03⊢	ł			
	ADC R1,@	$@$ R2 \rightarrow	R1 = 1BH, F	R2 = 03H	4			
	ADC 01H	,02H \rightarrow	Register 01H	= 24H, re	egister 02H	= 03H		
	ADC 01H	,@02H \rightarrow	Register 01H	= 2BH, re	egister 02H	= 03H		
	ADC 01H	,#11H →	Register 01H	= 32H				
	In the first ex	xample, destinatio	n register R1 cont	ains the va	lue 10H, the	e carry flag is	set to "1	", and

In the first example, destination register R1 contains the value 10H, the carry flag is set to "1", and the source working register R2 contains the value 03H. The statement "ADC R1,R2" adds 03H and the carry flag value ("1") to the destination value 10H, leaving 14H in register R1.



ADD - Add

ADD	dst,src

Operation: dst ← dst + src

The source operand is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Two's-complement addition is performed.

Flags:

- **C:** Set if there is a carry from the most significant bit of the result; cleared otherwise.
- **Z**: Set if the result is "0"; cleared otherwise.
- **S:** Set if the result is negative; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.
- D: Always cleared to "0".
- **H:** Set if a carry from the low-order nibble occurred.

Format:

			E	Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst src			2	4	02	r	r
					6	03	r	lr
орс	SrC	dst		3	6	04	R	R
					6	05	R	IR
орс	dst	SIC		3	6	06	R	IM

Examples:

Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:

ADD	R1,R2	\rightarrow	R1 = 15H, R2 = 03H
ADD	R1,@R2	\rightarrow	R1 = 1CH, R2 = 03H
ADD	01H,02H	\rightarrow	Register 01H = 24H, register 02H = 03H
ADD	01H,@02H	\rightarrow	Register 01H = 2BH, register 02H = 03H
ADD	01H,#25H	\rightarrow	Register 01H = 46H

In the first example, destination working register R1 contains 12H and the source working register R2 contains 03H. The statement "ADD R1,R2" adds 03H to 12H, leaving the value 15H in register R1.



AND — Logical AND

AND dst,src

Operation: dst \leftarrow dst AND src

The source operand is logically ANDed with the destination operand. The result is stored in the destination. The AND operation results in a "1" bit being stored whenever the corresponding bits in the two operands are both logic ones; otherwise a "0" bit value is stored. The contents of the source are unaffected.

Flags:

- C: Unaffected.
 - **Z:** Set if the result is "0"; cleared otherwise.
 - **S:** Set if the result bit 7 is set; cleared otherwise.
 - V: Always cleared to "0".
 - D: Unaffected.
 - H: Unaffected.

Format:

			В	ytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst src			2	4	52	r	r
					6	53	r	lr
орс	src	dst		3	6	54	R	R
					6	55	R	IR
орс	dst	src		3	6	56	R	IM

Examples:

Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:

AND	R1,R2	\rightarrow	R1 = 02H, R2 = 03H
AND	R1,@R2	\rightarrow	R1 = 02H, R2 = 03H
AND	01H,02H	\rightarrow	Register 01H = 01H, register 02H = 03H
AND	01H,@02H	\rightarrow	Register 01H = 00H, register 02H = 03H
AND	01H,#25H	\rightarrow	Register 01H = 21H

In the first example, destination working register R1 contains the value 12H and the source working register R2 contains 03H. The statement "AND R1,R2" logically ANDs the source operand 03H with the destination operand value 12H, leaving the value 02H in register R1.



BAND — Bit AND

BAND dst,src.b

BAND dst.b,src

Operation: dst(0) \leftarrow dst(0) AND src(b)

or

 $dst(b) \leftarrow dst(b) AND src(0)$

The specified bit of the source (or the destination) is logically ANDed with the zero bit (LSB) of the destination (or source). The resultant bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags:

- **Z:** Set if the result is "0"; cleared otherwise.
- S: Cleared to "0".

C: Unaffected.

- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst b 0	src	3	6	67	rO	Rb
орс	src b 1	dst	3	6	67	Rb	rO

NOTE: In the second byte of the 3-byte instruction formats, the destination (or source) address is four bits, the bit address 'b' is three bits, and the LSB address value is one bit in length.

Examples:	Given:	R1 = 07H and register $01H = 05H$:						
	BAND	R1,01H.1	\rightarrow	R1 = 06H, register 01H = 05H				
	BAND	01H.1,R1	\rightarrow	Register 01H = 05H, R1 = 07H				

In the first example, source register 01H contains the value 05H (00000101B) and destination working register R1 contains 07H (00000111B). The statement "BAND R1,01H.1" ANDs the bit 1 value of the source register ("0") with the bit 0 value of register R1 (destination), leaving the value 06H (00000110B) in register R1.



BCP — Bit Compare

BCP dst,src.b

Operation: dst(0) - src(b)

The specified bit of the source is compared to (subtracted from) bit zero (LSB) of the destination. The zero flag is set if the bits are the same; otherwise it is cleared. The contents of both operands are unaffected by the comparison.

Flags: C: Unaffected.

Z: Set if the two bits are the same; cleared otherwise.

- S: Cleared to "0".
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst b 0	src	3	6	17	rO	Rb

NOTE: In the second byte of the instruction format, the destination address is four bits, the bit address 'b' is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H and register 01H = 01H:

BCP R1,01H.1 \rightarrow R1 = 07H, register 01H = 01H

If destination working register R1 contains the value 07H (00000111B) and the source register 01H contains the value 01H (0000001B), the statement "BCP R1,01H.1" compares bit one of the source register (01H) and bit zero of the destination register (R1). Because the bit values are not identical, the zero flag bit (Z) is cleared in the FLAGS register (0D5H).



BITC — Bit Complement

BITC dst.b

Operation: dst(b) \leftarrow NOT dst(b)

This instruction complements the specified bit within the destination without affecting any other bits in the destination.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

- S: Cleared to "0".
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst b 0	2	4	57	rb

NOTE: In the second byte of the instruction format, the destination address is four bits, the bit address 'b' is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H

BITC R1.1 \rightarrow R1 = 05H

If working register R1 contains the value 07H (00000111B), the statement "BITC R1.1" complements bit one of the destination and leaves the value 05H (00000101B) in register R1. Because the result of the complement is not "0", the zero flag (Z) in the FLAGS register (0D5H) is cleared.



BITR — Bit Reset

BITR	dst.b			
Operation:	dst(b) \leftarrow 0 The BITR instruction clears the specified bit within the destinati the destination.	ion witho	out affecting a	any other bits in
Flags:	No flags are affected.			
Format:				
	Bytes C	ycles	Opcode (Hex)	Addr Mode <u>dst</u>
	opc dst b 0 2	4	77	rb
	NOTE: In the second byte of the instruction format, the destination is three bits, and the LSB address value is one bit in lengt		s is four bits, t	he bit address 'b'
Example:	Given: R1 = 07H:			
	BITR R1.1 \rightarrow R1 = 05H			

If the value of working register R1 is 07H (00000111B), the statement "BITR R1.1" clears bit one of the destination register R1, leaving the value 05H (00000101B).



BITS - Bit Set

BITS	dst.b				
Operation:	dst(b) \leftarrow 1 The BITS instruction sets the specified bit within t the destination.	the destin	ation withou	It affecting an	y other bits in
Flags:	No flags are affected.				
Format:					
		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	opc dst b 1	2	4	77	rb
	NOTE: In the second byte of the instruction format, is three bits, and the LSB address value is c			ss is four bits, t	the bit address 'b'
Example:	Given: R1 = 07H:				
	BITS R1.3 \rightarrow R1 = 0FH				

If working register R1 contains the value 07H (00000111B), the statement "BITS R1.3" sets bit three of the destination register R1 to "1", leaving the value 0FH (00001111B).



${\bf BOR}-{\rm Bit\,OR}$

BOR	dst,src.b					
BOR	dst.b,src					
Operation:	$dst(0) \leftarrow dst(0) \text{ OR } src(b)$					
	or					
	$dst(b) \leftarrow dst(b) OR src(0)$					
	The specified bit of the source (or the destination destination (or the source). The resulting bit value other bits of the destination are affected. The source	e is stored	in the spec	•		
Flags:	 C: Unaffected. Z: Set if the result is "0"; cleared otherwise. S: Cleared to "0". V: Undefined. D: Unaffected. H: Unaffected. 					
Format:						
		Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
	opc dst b 0 src	3	6	07	rO	Rb
	opc src b 1 dst	3	6	07	Rb	rO
	NOTE: In the second byte of the 3-byte instruction bits, the bit address 'b' is three bits, and the			. ,	ddress is	four
Examples:	Given: R1 = 07H and register 01H = 03H:					
	$BOR = R1 = 0.1H 1 \implies R1 = 0.7H$ regis	stor 01H -	03H			

BOR	R1, 01H.1	\rightarrow	R1 = 07H, register $01H = 03H$
BOR	01H.2, R1	\rightarrow	Register 01H = 07H, R1 = 07H

In the first example, destination working register R1 contains the value 07H (00000111B) and source register 01H the value 03H (00000011B). The statement "BOR R1,01H.1" logically ORs bit one of register 01H (source) with bit zero of R1 (destination). This leaves the same value (07H) in working register R1.

In the second example, destination register 01H contains the value 03H (00000011B) and the source working register R1 the value 07H (00000111B). The statement "BOR 01H.2,R1" logically ORs bit two of register 01H (destination) with bit zero of R1 (source). This leaves the value 07H in register 01H.



Addr Modo

BTJRF — Bit Test, Jump Relative on False

 BTJRF
 dst,src.b

 Operation:
 If src(b) is a "0", then PC ← PC + dst

 The specified bit within the source operand is tested. If it is a "0", the relative address is added to the program counter and control passes to the statement whose address is now in the PC; otherwise, the instruction following the BTJRF instruction is executed.

 Flags:
 No flags are affected.

Format:

_		(Note 1)		Byles	Cycles	(Hex)	dst	src
	орс	src b 0	dst	3	10	37	RA	rb

Duton

Cualas

Onanda

NOTE: In the second byte of the instruction format, the source address is four bits, the bit address 'b' is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H:

BTJRF SKIP,R1.3 \rightarrow PC jumps to SKIP location

If working register R1 contains the value 07H (00000111B), the statement "BTJRF SKIP,R1.3" tests bit 3. Because it is "0", the relative address is added to the PC and the PC jumps to the memory location pointed to by the SKIP. (Remember that the memory location must be within the allowed range of + 127 to -128.)



BTJRT — Bit Test, Jump Relative on True

 BTJRT
 dst,src.b

 Operation:
 If src(b) is a "1", then PC ← PC + dst

 The specified bit within the source operand is tested. If it is a "1", the relative address is added to the program counter and control passes to the statement whose address is now in the PC; otherwise, the instruction following the BTJRT instruction is executed.

 Flags:
 No flags are affected.

Bytes Cycles Opcode Addr Mode (Note 1) (Hex) <u>dst</u> <u>src</u> 3 37 RA src|b|1 10 rb opc dst

NOTE: In the second byte of the instruction format, the source address is four bits, the bit address 'b' is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H:

BTJRT SKIP,R1.1

If working register R1 contains the value 07H (00000111B), the statement "BTJRT SKIP,R1.1" tests bit one in the source register (R1). Because it is a "1", the relative address is added to the PC and the PC jumps to the memory location pointed to by the SKIP. (Remember that the memory location must be within the allowed range of + 127 to - 128.)



BXOR — Bit XOR

BXOR dst,src.b

BXOR dst.b,src

Operation: dst(0) \leftarrow dst(0) XOR src(b)

or

 $dst(b) \leftarrow dst(b) XOR src(0)$

The specified bit of the source (or the destination) is logically exclusive-ORed with bit zero (LSB) of the destination (or source). The result bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags:

- Z: Set if the result is "0"; cleared otherwise.
- S: Cleared to "0".
- V: Undefined.

C: Unaffected.

- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst b 0	src	3	6	27	rO	Rb
орс	src b 1	dst	3	6	27	Rb	rO

NOTE: In the second byte of the 3-byte instruction formats, the destination (or source) address is four bits, the bit address 'b' is three bits, and the LSB address value is one bit in length.

Examples:	Given:	R1 = 07H(00))000111E	B) and register $01H = 03H (0000011B)$:
	BXOR	R1,01H.1	\rightarrow	R1 = 06H, register 01H = 03H
	BXOR	01H.2,R1	\rightarrow	Register 01H = 07H, R1 = 07H

In the first example, destination working register R1 has the value 07H (00000111B) and source register 01H has the value 03H (00000011B). The statement "BXOR R1,01H.1" exclusive-ORs bit one of register 01H (source) with bit zero of R1 (destination). The result bit value is stored in bit zero of R1, changing its value from 07H to 06H. The value of source register 01H is unaffected.



CALL — Call Procedure

CALL	dst
------	-----

Operation:	SP	\leftarrow	SP – 1
	@SP	\leftarrow	PCL
	SP	\leftarrow	SP –1
	@SP	\leftarrow	PCH
	PC	\leftarrow	dst

The current contents of the program counter are pushed onto the top of the stack. The program counter value used is the address of the first instruction following the CALL instruction. The specified destination address is then loaded into the program counter and points to the first instruction of a procedure. At the end of the procedure the return instruction (RET) can be used to return to the original program flow. RET pops the top of the stack back into the program counter.

Flags: No flags are affected.

Format:

					Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	орс	ds	t		3	14	F6	DA
	орс	dst			2	12	F4	IRR
	орс	dst			2	14	D4	IA
Examples:	Given: R	0 = 35H, R	1 = 21H,	PC = 1A47H	I, and SP	P = 0002H	:	
	CALL 3	521H \rightarrow	SP = 0	000H				
			(Memory	locations 0000	H = 1A	H, 0001H	= 4AH, whei	re
			4AH is the	e address that	follows th	e instruction	า.)	
	CALL @	$RR0 \rightarrow$	SP = 000	0H (0000H =	1AH, 00	001H = 49	H)	
	CALL #4	40H \rightarrow	SP = 00	H0000) H000	= 1AH,	0001H =	49H)	

In the first example, if the program counter value is 1A47H and the stack pointer contains the value 0002H, the statement "CALL 3521H" pushes the current PC value onto the top of the stack. The stack pointer now points to memory location 0000H. The PC is then loaded with the value 3521H, the address of the first instruction in the program sequence to be executed.

If the contents of the program counter and stack pointer are the same as in the first example, the statement "CALL @RR0" produces the same result except that the 49H is stored in stack location 0001H (because the two-byte instruction format was used). The PC is then loaded with the value 3521H, the address of the first instruction in the program sequence to be executed. Assuming that the contents of the program counter and stack pointer are the same as in the first example, if program address 0040H contains 35H and program address 0041H contains 21H, the statement "CALL #40H" produces the same result as in the second example.



\mathbf{CCF} — Complement Carry Flag

CCF

- Operation: $C \leftarrow NOT C$ The carry flag (C) is complemented. If C = "1", the value of the carry flag is changed to logic zero;if C = "0", the value of the carry flag is changed to logic one.
- Flags: C: Complemented.

No other flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	4	EF

Example: Given: The carry flag = "0":

CCF

If the carry flag = "0", the CCF instruction complements it in the FLAGS register (0D5H), changing its value from logic zero to logic one.



CLR - Clear

CLR	dst		
Operation:	dst \leftarrow "0"		
	The destination location is cleared to "0".		
Flags:	No flags are affected.		
Format:			

		Byte	es Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	B0	R
			4	B1	IR

Examples:	Given:	Register 00H :	= $4FH$, register $01H$ = $02H$, and register $02H$ = $5EH$:
	CLR	00H \rightarrow	Register 00H = 00H
	CLR	@01H \rightarrow	Register 01H = 02H, register 02H = 00H

In Register (R) addressing mode, the statement "CLR 00H" clears the destination register 00H value to 00H. In the second example, the statement "CLR @01H" uses Indirect Register (IR) addressing mode to clear the 02H register value to 00H.



COM - Complement

COM dst

Operation: dst \leftarrow NOT dst

The contents of the destination location are complemented (one's complement); all "1s" are changed to "0s", and vice-versa.

Flags: C: Unaffected.

- Z: Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Always reset to "0".
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	60	R
			4	61	IR

Examples:	Given:	R1 =	07H an	d register 07H = 0F1H:
	COM	R1	\rightarrow	R1 = 0F8H
	COM	@R1	\rightarrow	R1 = 07H, register 07H = 0EH

In the first example, destination working register R1 contains the value 07H (00000111B). The statement "COM R1" complements all the bits in R1: all logic ones are changed to logic zeros, and vice-versa, leaving the value 0F8H (11111000B).

In the second example, Indirect Register (IR) addressing mode is used to complement the value of destination register 07H (11110001B), leaving the new value 0EH (00001110B).



CP — Compare

CP dst,src

Operation: dst - src

The source operand is compared to (subtracted from) the destination operand, and the appropriate flags are set accordingly. The contents of both operands are unaffected by the comparison.

Flags:

- **C:** Set if a "borrow" occurred (src > dst); cleared otherwise.
- **Z**: Set if the result is "0"; cleared otherwise.
- S: Set if the result is negative; cleared otherwise.
- V: Set if arithmetic overflow occurred; cleared otherwise.
- **D:** Unaffected.
- H: Unaffected.

Format:

				Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
	орс	dst src		2	4	A2	r	r
-					6	A3	r	lr
	орс	src	dst	3	6	A4	R	R
					6	A5	R	IR
	орс	dst	src	3	6	A6	R	IM

Examples: 1. Given: R1 = 02H and R2 = 03H:

CP R1,R2 \rightarrow Set the C and S flags

Destination working register R1 contains the value 02H and source register R2 contains the value 03H. The statement "CP R1,R2" subtracts the R2 value (source/subtrahend) from the R1 value (destination/minuend). Because a "borrow" occurs and the difference is negative, C and S are "1".

2. Given: R1 = 05H and R2 = 0AH:

	CP	R1,R2
	JP	UGE,SKIP
	INC	R1
SKIP	LD	R3,R1

In this example, destination working register R1 contains the value 05H which is less than the contents of the source working register R2 (0AH). The statement "CP R1,R2" generates C = "1" and the JP instruction does not jump to the SKIP location. After the statement "LD R3,R1" executes, the value 06H remains in working register R3.



CPIJE — Compare, Increment, and Jump on Equal

If dst - src = "0", PC \leftarrow PC + RA

CPIJE dst,src,RA

Operation:

 $lr \leftarrow lr + 1$

The source operand is compared to (subtracted from) the destination operand. If the result is "0", the relative address is added to the program counter and control passes to the statement whose address is now in the program counter. Otherwise, the instruction immediately following the CPIJE instruction is executed. In either case, the source pointer is incremented by one before the next instruction is executed.

Flags: No flags are affected.

Format:

				Bytes	Cycles	Opcode	Addr	Mode
						(Hex)	<u>dst</u>	src
орс	src	dst	RA	3	12	C2	r	lr

NOTE: Execution time is 18 cycles if the jump is taken or 16 cycles if it is not taken.

Example:	Given:	R1	=	02H, R2	=	03H, and register $03H = 02H$:	

CPIJE R1,@R2,SKIP \rightarrow R2 = 04H, PC jumps to SKIP location

In this example, working register R1 contains the value 02H, working register R2 the value 03H, and register 03 contains 02H. The statement "CPIJE R1,@R2,SKIP" compares the @R2 value 02H (0000010B) to 02H (00000010B). Because the result of the comparison is *equal*, the relative address is added to the PC and the PC then jumps to the memory location pointed to by SKIP. The source register (R2) is incremented by one, leaving a value of 04H. (Remember that the memory location must be within the allowed range of + 127 to -128.)



CPIJNE — Compare, Increment, and Jump on Non-Equal

CPIJNE dst,src,RA

Operation: If dst – src "0", PC \leftarrow PC + RA

 $lr \leftarrow lr + 1$

The source operand is compared to (subtracted from) the destination operand. If the result is not "0", the relative address is added to the program counter and control passes to the statement whose address is now in the program counter; otherwise the instruction following the CPIJNE instruction is executed. In either case the source pointer is incremented by one before the next instruction.

Flags: No flags are affected.

Format:

				Bytes	Cycles	Opcode	Addr	Mode
						(Hex)	<u>dst</u>	<u>src</u>
орс	src	dst	RA	3	12	D2	r	lr

NOTE: Execution time is 18 cycles if the jump is taken or 16 cycles if it is not taken.

Example:	Given: $R1 = 02H$, $R2 = 03H$, and register $03H = 04H$:
	CPIJNE R1,@R2,SKIP \rightarrow R2 = 04H, PC jumps to SKIP location

Working register R1 contains the value 02H, working register R2 (the source pointer) the value 03H, and general register 03 the value 04H. The statement "CPIJNE R1,@R2,SKIP" subtracts 04H (00000100B) from 02H (0000010B). Because the result of the comparison is *non-equal*, the relative address is added to the PC and the PC then jumps to the memory location pointed to by SKIP. The source pointer register (R2) is also incremented by one, leaving a value of 04H. (Remember that the memory location must be within the allowed range of + 127 to -128.)



DA — Decimal Adjust

DA

dst

The destination operand is adjusted to form two 4-bit BCD digits following an addition or subtraction operation. For addition (ADD, ADC) or subtraction (SUB, SBC), the following table indicates the operation performed. (The operation is undefined if the destination operand was not the result of a valid addition or subtraction of BCD digits):

Instruction	Carry Before DA	Bits 4–7 Value (Hex)	H Flag Before DA	Bits 0–3 Value (Hex)	Number Added to Byte	Carry After DA
	0	0–9	0	0–9	00	0
	0	0–8	0	A–F	06	0
	0	0–9	1	0–3	06	0
ADD	0	A–F	0	0–9	60	1
ADC	0	9–F	0	A–F	66	1
	0	A–F	1	0–3	66	1
	1	0–2	0	0–9	60	1
	1	0–2	0	A–F	66	1
	1	0–3	1	0–3	66	1
	0	0–9	0	0–9	00 = -00	0
SUB	0	0–8	1	6–F	FA = -06	0
SBC	1	7–F	0	0–9	A0 = -60	1
	1	6–F	1	6–F	9A = -66	1

Flags:

C: Set if there was a carry from the most significant bit; cleared otherwise (see table).

- Z: Set if result is "0"; cleared otherwise.
- S: Set if result bit 7 is set; cleared otherwise.
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	s Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	40	R
			4	41	IR



DA — Decimal Adjust

DA (Continued)

Example: Given: Working register R0 contains the value 15 (BCD), working register R1 contains 27 (BCD), and address 27H contains 46 (BCD):

ADD	R1,R0	;	$C \leftarrow$ "0", $H \leftarrow$ "0", Bits 4–7 = 3, bits 0–3 = C, R1 \leftarrow 3CH
DA	R1	;	$R1 \leftarrow 3CH + 06$

If addition is performed using the BCD values 15 and 27, the result should be 42. The sum is incorrect, however, when the binary representations are added in the destination location using standard binary arithmetic:

0001	0101	15
+ <u>0010</u>	0111	27
0011	1100 =	3CH

The DA instruction adjusts this result so that the correct BCD representation is obtained:

Assuming the same values given above, the statements

 SUB
 27H,R0 ;
 $C \leftarrow "0", H \leftarrow "0", Bits 4-7 = 3, bits 0-3 = 1$

 DA
 @R1 ;
 @R1 $\leftarrow 31-0$

leave the value 31 (BCD) in address 27H (@R1).



DEC - Decrement

DEC

Operation: dst \leftarrow dst - 1

dst

The contents of the destination operand are decremented by one.

Flags:

C: Unaffected.

- **Z:** Set if the result is "0"; cleared otherwise.
- **S:** Set if result is negative; cleared otherwise.
- **D:** Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	00	R
			4	01	IR

Examples:	Given:	R1 =	03H and	d register 03H = 10H:	
	DEC	R1	\rightarrow	R1 = 02H	
	DEC	@R1	\rightarrow	Register 03H = 0FH	

In the first example, if working register R1 contains the value 03H, the statement "DEC R1" decrements the hexadecimal value by one, leaving the value 02H. In the second example, the statement "DEC @R1" decrements the value 10H contained in the destination register 03H by one, leaving the value 0FH.



DECW — Decrement Word

DECW dst

Operation: dst ← dst − 1

The contents of the destination location (which must be an even address) and the operand following that location are treated as a single 16-bit value that is decremented by one.

Flags: C: Unaffected.

- **Z:** Set if the result is "0"; cleared otherwise.
- S: Set if the result is negative; cleared otherwise.
- V: Set if arithmetic overflow occurred; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	8	80	RR
			8	81	IR

Examples:	Given: R0 =	⊧ 12H, R	1 = 34H, R2 =	30H, register $30H = 0FH$, and register $31H = 21H$:
	DECW RR0	\rightarrow	R0 = 12H, R1	= 33H
	DECW @R2	\rightarrow	Register 30H =	0FH, register 31H = 20H

In the first example, destination register R0 contains the value 12H and register R1 the value 34H. The statement "DECW RR0" addresses R0 and the following operand R1 as a 16-bit word and decrements the value of R1 by one, leaving the value 33H.

NOTE: A system malfunction may occur if you use a Zero flag (FLAGS.6) result together with a DECW instruction. To avoid this problem, we recommend that you use DECW as shown in the following example:

LOOP: DECW RR0

- LD R2,R1
- OR R2,R0
- JR NZ,LOOP



DI — Disable Interrupts

DI

 Operation:
 SYM (0) ← 0

 Bit zero of the system mode control register, SYM.0, is cleared to "0", globally disabling all interrupt processing. Interrupt requests will continue to set their respective interrupt pending bits, but the CPU will not service them while interrupt processing is disabled.

 Flags:
 No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	4	8F

Example: Given: SYM = 01H:

DI

If the value of the SYM register is 01H, the statement "DI" leaves the new value 00H in the register and clears SYM.0 to "0", disabling interrupt processing.

Before changing IMR, interrupt pending and interrupt source control register, be sure DI state.



${\bm D}{\bm I}{\bm V}-{\tt Divide}~({\tt Unsigned})$

DIV	dst,src									
Operation:	dst \div src dst (UPPER) \leftarrow REMAINDER dst (LOWER) \leftarrow QUOTIENT The destination operand (16 bits) is divided by the source operand (8 bits). The quotient (8 bits) is stored in the lower half of the destination. The remainder (8 bits) is stored in the upper half of the destination. When the quotient is $\ge 2^8$, the numbers stored in the upper and lower halves of the destination for quotient and remainder are incorrect. Both operands are treated as unsigned integers.									
Flags:	 C: Set if the V flag is set and quotient is between 2⁸ and 2⁹ −1; cleared otherwise. Z: Set if divisor or quotient = "0"; cleared otherwise. S: Set if MSB of quotient = "1"; cleared otherwise. V: Set if quotient is ≥ 2⁸ or if divisor = "0"; cleared otherwise. D: Unaffected. H: Unaffected. 									
Format:										
						Bytes	Cycles	Opcode (Hex)	Addr I <u>dst</u>	Mode <u>src</u>
	оро	c src	dst			3	26/10	94	RR	R
							26/10	95	RR	IR
							26/10	96	RR	IM
	NOTE:	Execution takes	10 cycles	s if the di	vide-by-ze	ero is atte	empted; other	wise it takes 26	6 cycles.	
Examples:	Given:	R0 = 10H, R	81 = 03	3H, R2	= 40H,	register	40H = 80H	4:		
	DIV	RR0,R2	\rightarrow	R0 =	03H, R	1 = 40)H			
	DIV	RR0,@R2	\rightarrow	R0 =	03H, R	1 = 20	H			
	DIV	RR0,#20H	\rightarrow	R0 =	03H, R	1 = 80)H			
	(R1), a value b 03H an	irst example, des nd register R2 c y the 8-bit value d R1 contains 4 (0) and the quoti	ontains th of the R2 0H. The 8	ne value 2 (source 3-bit rem	40H. The e) registe ainder is	e statem r. After t	ent "DIV RR	0,R2" divides ction, R0 cont	the 16-b tains the	it RR0 value

RR0 (R0) and the quotient in the lower half (R1).

DJNZ — Decrement and Jump if Non-Zero

DJNZ	r,dst
Operation:	r ← r − 1
	If $r \neq 0$, PC \leftarrow PC + dst

The working register being used as a counter is decremented. If the contents of the register are not logic zero after decrementing, the relative address is added to the program counter and control passes to the statement whose address is now in the PC. The range of the relative address is +127 to -128, and the original value of the PC is taken to be the address of the instruction byte following the DJNZ statement.

NOTE: In case of using DJNZ instruction, the working register being used as a counter should be set at the one of location 0C0H to 0CFH with SRP, SRP0, or SRP1 instruction.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
r opc	dst	2	8 (jump taken)	rA	RA
			8 (no jump)	r = 0 to F	

Example:

Given: R1 = 02H and LOOP is the label of a relative address:

SRP #0C0H

DJNZ R1,LOOP

DJNZ is typically used to control a "loop" of instructions. In many cases, a label is used as the destination operand instead of a numeric relative address value. In the example, working register R1 contains the value 02H, and LOOP is the label for a relative address.

The statement "DJNZ R1, LOOP" decrements register R1 by one, leaving the value 01H. Because the contents of R1 after the decrement are non-zero, the jump is taken to the relative address specified by the LOOP label.



EI — Enable Interrupts

EI

Operation: SYM (0) \leftarrow 1

An EI instruction sets bit zero of the system mode register, SYM.0 to "1". This allows interrupts to be serviced as they occur (assuming they have highest priority). If an interrupt's pending bit was set while interrupt processing was disabled (by executing a DI instruction), it will be serviced when you execute the EI instruction.

Flags: No flags are affected.

Format:

		Bytes	s Cycle	s Opcode (Hex)
C	орс	1	4	9F

Example: Given: SYM = 00H:

ΕI

If the SYM register contains the value 00H, that is, if interrupts are currently disabled, the statement "EI" sets the SYM register to 01H, enabling all interrupts. (SYM.0 is the enable bit for global interrupt processing.)



ENTER - Enter

ENTER

Operation:	SP	\leftarrow	SP – 2
	@SP	\leftarrow	IP
	IP	\leftarrow	PC
	PC	\leftarrow	@IP
	IP	\leftarrow	IP + 2


This instruction is useful when implementing threaded-code languages. The contents of the instruction pointer are pushed to the stack. The program counter (PC) value is then written to the instruction pointer. The program memory word that is pointed to by the instruction pointer is loaded into the PC, and the instruction pointer is incremented by two.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	14	1F

Example: The diagram below shows one example of how to use an ENTER statement.





EXIT — Exit

EXIT

Operation:	IP	\leftarrow	@SP
	SP	\leftarrow	SP + 2
	PC	\leftarrow	@IP
	IP	\leftarrow	IP + 2

This instruction is useful when implementing threaded-code languages. The stack value is popped and loaded into the instruction pointer. The program memory word that is pointed to by the instruction pointer is then loaded into the program counter, and the instruction pointer is incremented by two.


Flags: No flags are affected.

Format:

	Bytes Cycles	Opcode (Hex)
орс	1 14 (internal stack)	2F
	16 (internal stack)	

Example: The diagram below shows one example of how to use an EXIT statement.

2





IDLE — Idle Operation

IDLE

Operation:

The IDLE instruction stops the CPU clock while allowing system clock oscillation to continue. Idle mode can be released by an interrupt request (IRQ) or an external reset operation. In application programs, a IDLE instruction must be immediately followed by at least three NOP instructions. This ensures an adeguate time interval for the clock to stabilize before the next instruction is executed. If three or more NOP instructons are not used after IDLE instruction, leakage current could be flown because of the floating state in the internal bus.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode	Addr	Mode
			(Hex)	<u>dst</u>	<u>src</u>
орс	1	4	6F	_	_

Example: The instruction

IDLE ; stops the CPU clock but not the system clock NOP NOP NOP



INC - Increment

INC

Operation: dst \leftarrow dst + 1

dst

The contents of the destination operand are incremented by one.

Flags: C: Unaffected.

- **Z:** Set if the result is "0"; cleared otherwise.
- **S:** Set if the result is negative; cleared otherwise.
- V: Set if arithmetic overflow occurred; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

Format:

		Byte	s Cycle	s Opcode (Hex)	Addr Mode <u>dst</u>
dst o	рс	1	4	rE	r
				r = 0 to F	
орс	dst	2	4	20	R
		_	4	21	IR

Examples:	Given:	R0 =	1BH, re	egister $00H = 0CH$, and register $1BH = 0FH$:
	INC	R0	\rightarrow	R0 = 1CH
	INC	00H	\rightarrow	Register 00H = 0DH
	INC	@R0	\rightarrow	R0 = 1BH, register 01H = 10H

In the first example, if destination working register R0 contains the value 1BH, the statement "INC R0" leaves the value 1CH in that same register.

The next example shows the effect an INC instruction has on register 00H, assuming that it contains the value 0CH.

In the third example, INC is used in Indirect Register (IR) addressing mode to increment the value of register 1BH from 0FH to 10H.



INCW — Increment Word

INCW dst

Operation: dst \leftarrow dst + 1

The contents of the destination (which must be an even address) and the byte following that location are treated as a single 16-bit value that is incremented by one.

Flags: C: Unaffected.

- Z: Set if the result is "0"; cleared otherwise.
- **S:** Set if the result is negative; cleared otherwise.
- V: Set if arithmetic overflow occurred; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

Format:

		Byte	s Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	8	A0	RR
			8	A1	IR

Examples:	Given:	R0 =	1AH, R	I = 02H, register $02H = 0FH$, and register $03H = 0FFH$:	
	INCW	RR0	\rightarrow	R0 = 1AH, R1 = 03H	
	INCW	@R1	\rightarrow	Register 02H = 10H, register 03H = 00H	


In the first example, the working register pair RR0 contains the value 1AH in register R0 and 02H in register R1. The statement "INCW RR0" increments the 16-bit destination by one, leaving the value 03H in register R1. In the second example, the statement "INCW @R1" uses Indirect Register (IR) addressing mode to increment the contents of general register 03H from 0FFH to 00H and register 02H from 0FH to 10H.

NOTE: A system malfunction may occur if you use a Zero (Z) flag (FLAGS.6) result together with an INCW instruction. To avoid this problem, we recommend that you use INCW as shown in the following example:

LOOP:	INCW	RR0
	LD	R2,R1
	OR	R2,R0
	JR	NZ,LOOP



IRET — Interrupt Return



This instruction is used at the end of an interrupt service routine. It restores the flag register and the program counter. It also re-enables global interrupts. A "normal IRET" is executed only if the fast interrupt status bit (FIS, bit one of the FLAGS register, 0D5H) is cleared (= "0"). If a fast interrupt occurred, IRET clears the FIS bit that was set at the beginning of the service routine.

Flags: All flags are restored to their original settings (that is, the settings before the interrupt occurred).

Format:

IRET (Normal)	Bytes	Cycles	Opcode (Hex)
орс	1	10 (internal stack)	BF
		12 (internal stack)	
IRET (Fast)	Bytes	Cycles	Opcode (Hex)
орс	1	6	BF

Example: In the figure below, the instruction pointer is initially loaded with 100H in the main program before interrupts are enabled. When an interrupt occurs, the program counter and instruction pointer are swapped. This causes the PC to jump to address 100H and the IP to keep the return address. The last instruction in the service routine normally is a jump to IRET at address FFH. This causes the instruction pointer to be loaded with 100H "again" and the program counter to jump back to the main program. Now, the next interrupt can occur and the IP is still correct at 100H.

ОH	
FFH	IRET
100H	Interrupt Service Routine
	JP to FFH
FFFH	

NOTE: In the fast interrupt example above, if the last instruction is not a jump to IRET, you must pay attention to the order of the last two instructions. The IRET cannot be immediately proceded by a clearing of the interrupt status (as with a reset of the IPR register).

F



JP — Jump

JP	cc,dst	(Conditional)
51	00,031	(Conditional)

- JP dst (Unconditional)
- **Operation:** If cc is true, PC \leftarrow dst

The conditional JUMP instruction transfers program control to the destination address if the condition specified by the condition code (cc) is true; otherwise, the instruction following the JP instruction is executed. The unconditional JP simply replaces the contents of the PC with the contents of the specified register pair. Control then passes to the statement addressed by the PC.

Flags: No flags are affected.

Format: (1)

(2)		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
cc opc	dst	3	8	ccD	DA
		-		cc = 0 to F	
орс	dst	2	8	30	IRR

NOTES:

- 1. The 3-byte format is used for a conditional jump and the 2-byte format for an unconditional jump.
- 2. In the first byte of the three-byte instruction format (conditional jump), the condition code and the opcode are both four bits.

Examples:	Given:	The carry flag (C) =	= "1", register	00 = 01H, and register $01 = 20H$:
	JP	C,LABEL_W	\rightarrow	LABEL_W = 1000H, PC = 1000H
	JP	@00H	\rightarrow	PC = 0120H

The first example shows a conditional JP. Assuming that the carry flag is set to "1", the statement "JP C,LABEL_W" replaces the contents of the PC with the value 1000H and transfers control to that location. Had the carry flag not been set, control would then have passed to the statement immediately following the JP instruction.

The second example shows an unconditional JP. The statement "JP @00" replaces the contents of the PC with the contents of the register pair 00H and 01H, leaving the value 0120H.



JR - Jump Relative

JR cc,dst

Operation: If cc is true, PC ← PC + dst

If the condition specified by the condition code (cc) is true, the relative address is added to the program counter and control passes to the statement whose address is now in the program counter; otherwise, the instruction following the JR instruction is executed. (See list of condition codes).

The range of the relative address is +127, -128, and the original value of the program counter is taken to be the address of the first instruction byte following the JR statement.

Flags: No flags are affected.

Format:

(1)		_	Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>	
cc opc	dst		2	6	ccB	RA	
		_			cc = 0 to F		

NOTE: In the first byte of the two-byte instruction format, the condition code and the opcode are each four bits.

Example: Given: The carry flag = "1" and LABEL_X = 1FF7H:

JR C,LABEL_X \rightarrow PC = 1FF7H

If the carry flag is set (that is, if the condition code is true), the statement "JR C,LABEL_X" will pass control to the statement whose address is now in the PC. Otherwise, the program instruction following the JR would be executed.



LD-Load

dst,src

Operation: dst \leftarrow src

The contents of the source are loaded into the destination. The source's contents are unaffected.

Flags: No flags are affected.

Format:

LD

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
dst opc	src		2	4	rC	r	IM
				4	r8	r	R
src opc	dst]	2	4	r9	R	r
					r = 0 to F		
орс	dst src		2	4	C7	r	lr
				4	D7	lr	r
орс	src	dst	3	6	E4	R	R
				6	E5	R	IR
орс	dst	src	3	6	E6	R	IM
				6	D6	IR	IM
орс	SIC	dst	3	6	F5	IR	R
	[r	1				
орс	dst src	Х	3	6	87	r	x [r]
орс	src dst	Х	3	6	97	x [r]	r



LD-Load

LD

(Continued)

Examples:				AH, register 00H = 01H, register 01H = 20H, = 30H, and register 3AH = 0FFH:
	LD	R0,#10H	\rightarrow	R0 = 10H
	LD	R0,01H	\rightarrow	R0 = 20H, register $01H = 20H$
	LD	01H,R0	\rightarrow	Register 01H = 01H, $R0 = 01H$
	LD	R1,@R0	\rightarrow	R1 = 20H, R0 = 01H
	LD	@R0,R1	\rightarrow	R0 = 01H, R1 = 0AH, register 01H = 0AH
	LD	00H,01H	\rightarrow	Register 00H = 20H, register 01H = 20H
	LD	02H,@00H	\rightarrow	Register 02H = 20H, register 00H = 01H
	LD	00H,#0AH	\rightarrow	Register 00H = 0AH
	LD	@00H,#10H	\rightarrow	Register 00H = 01H, register 01H = 10H
	LD	@00H,02H	\rightarrow	Register 00H = 01H, register 01H = 02, register 02H = 02H
	LD	R0,#LOOP[R1]	\rightarrow	R0 = 0FFH, R1 = 0AH
	LD	#LOOP[R0],R1	\rightarrow	Register 31H = 0AH, R0 = 01H, R1 = 0AH



LDB - Load Bit

LDB dst,src.b

LDB dst.b, src

Operation: dst(0) \leftarrow src(b)

or

 $dst(b) \leftarrow src(0)$

The specified bit of the source is loaded into bit zero (LSB) of the destination, or bit zero of the source is loaded into the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst b 0	src	3	6	47	rO	Rb
орс	src b 1	dst	3	6	47	Rb	rO

NOTE: In the second byte of the instruction formats, the destination (or source) address is four bits, the bit address 'b' is three bits, and the LSB address value is one bit in length.

Examples:	Given:	R0	=	06H and general register 00H	=	05H:

LDB	R0,00H.2	\rightarrow	R0 = 07H, register $00H = 05H$
LDB	00H.0,R0	\rightarrow	R0 = 06H, register $00H = 04H$

In the first example, destination working register R0 contains the value 06H and the source general register 00H the value 05H. The statement "LD R0,00H.2" loads the bit two value of the 00H register into bit zero of the R0 register, leaving the value 07H in register R0.

In the second example, 00H is the destination register. The statement "LD 00H.0,R0" loads bit zero of register R0 to the specified bit (bit zero) of the destination register, leaving 04H in general register 00H.



LDC/LDE — Load Memory

LDC/LDE dst,src

Operation: dst \leftarrow src

This instruction loads a byte from program or data memory into a working register or vice-versa. The source values are unaffected. LDC refers to program memory and LDE to data memory. The assembler makes 'Irr' or 'rr' values an even number for program memory and odd an odd number for data memory.

Flags: No flags are affected.

Format:

					Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
1.	орс	dst src			2	10	C3	r	Irr
2.	орс	src dst			2	10	D3	Irr	r
3.	орс	dst src	XS]	3	12	E7	r	XS [rr]
4.	орс	src dst	XS]	3	12	F7	XS [rr]	r
5.	орс	dst src	XLL	XL _H	4	14	A7	r	XL [rr]
6.	орс	src dst	XLL	XL _H	4	14	B7	XL [rr]	r
7.	орс	dst 0000	DAL	DA _H	4	14	A7	r	DA
8.	орс	src 0000	DAL	DA _H	4	14	B7	DA	r
9.	орс	dst 0001	DAL	DA _H	4	14	A7	r	DA
10.	орс	src 0001	DAL	DA _H	4	14	B7	DA	r

NOTES:

1. The source (src) or working register pair [rr] for formats 5 and 6 cannot use register pair 0–1.

2. For formats 3 and 4, the destination address 'XS [rr]' and the source address 'XS [rr]' are each one byte.

3. For formats 5 and 6, the destination address 'XL [rr] and the source address 'XL [rr]' are each two bytes.

4. The DA and r source values for formats 7 and 8 are used to address program memory; the second set of values, used in formats 9 and 10, are used to address data memory.



LDC/LDE — Load Memory

LDC/LDE (Continued)

Examples:	0103H =	4FH, 0104H =	1A,	H, R2 = 01H, R3 = 04H; Program memory locations 0105H = 6DH, and 1104H = 88H. External data memory H = 2AH, 0105H = 7DH, and 1104H = 98H:
	LDC	R0,@RR2	;	$R0 \leftarrow$ contents of program memory location 0104H R0 = 1AH, R2 = 01H, R3 = 04H
	LDE	R0,@RR2	;	R0 \leftarrow contents of external data memory location 0104H R0 = 2AH, R2 = 01H, R3 = 04H
	LDC ^(note)	@RR2,R0	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	11H (contents of R0) is loaded into program memory location 0104H (RR2), working registers R0, R2, R3 \rightarrow no change
	LDE	@RR2,R0	;;;;	11H (contents of R0) is loaded into external data memory location 0104H (RR2), working registers R0, R2, R3 \rightarrow no change
	LDC	R0,#01H[RR2]	;	R0 \leftarrow contents of program memory location 0105H (01H + RR2), R0 = 6DH, R2 = 01H, R3 = 04H
	LDE	R0,#01H[RR2]	;	$R0 \leftarrow$ contents of external data memory location 0105H (01H + RR2), R0 = 7DH, R2 = 01H, R3 = 04H
	LDC (note)	#01H[RR2],R0	;	11H (contents of R0) is loaded into program memory location 0105H (01H + 0104H)
	LDE	#01H[RR2],R0	;	11H (contents of R0) is loaded into external data memory location 0105H (01H + 0104H)
	LDC	R0,#1000H[RR2]	;	$R0 \leftarrow$ contents of program memory location 1104H (1000H + 0104H), R0 = 88H, R2 = 01H, R3 = 04H
	LDE	R0,#1000H[RR2]	;	$R0 \leftarrow$ contents of external data memory location 1104H (1000H + 0104H), $R0 = 98H$, $R2 = 01H$, $R3 = 04H$
	LDC	R0,1104H	;	$R0 \leftarrow$ contents of program memory location 1104H, R0=88H
	LDE	R0,1104H	;	R0 \leftarrow contents of external data memory location 1104H, R0 = 98H
	LDC (note)	1105H,R0	;	11H (contents of R0) is loaded into program memory location 1105H, (1105H) \leftarrow 11H
	LDE	1105H,R0	;	11H (contents of R0) is loaded into external data memory location 1105H, (1105H) \leftarrow 11H

NOTE: These instructions are not supported by masked ROM type devices.



LDCD/LDED — Load Memory and Decrement

LDCD/LDED	dst,src									
Operation:	to the register file. The a contents of the source lo	used for user stacks or bl address of the memory lo ocation are loaded into th contents of the source a	ocation is s	pecified by tion location	a working reg	ister pair. The				
		_DCD references program memory and LDED references external data memory. The assembler makes 'Irr' an even number for program memory and an odd number for data memory.								
Flags:	No flags are affected.	lo flags are affected.								
Format:										
	opc dst src		Bytes 2	Cycles	Opcode (Hex) E2	Addr Mode <u>dst src</u> r Irr				
Examples:	Given: R6 = 10H, R7 = data memory location 1 LDCD R8,@RR6	; 0CDH (contents c ; into R8 and RR6	f program is decreme	memory loc ented by one	ation 1033H) e	is loaded				
	; R8 = 0CDH, R6 = 10H, R7 = 32H (RR6 \leftarrow RR6 - 1) LDED R8,@RR6 ; 0DDH (contents of data memory location 1033H) is loaded ; into R8 and RR6 is decremented by one (RR6 \leftarrow RR6 - 1) ; R8 = 0DDH, R6 = 10H, R7 = 32H									



LDCI/LDEI — Load Memory and Increment

LDCI/LDEI	dst,src								
Operation:	to the reg contents	+ 1 structions are us jister file. The ac of the source loo	ed for user stacks or dress of the memory cation are loaded into ttically. The contents o	location is s the destinat	pecified by tion location	a working reg . The memory	ister pair.	The	
		LDCI refers to program memory and LDEI refers to external data memory. The assembler makes 'Irr' even for program memory and odd for data memory.							
Flags:	No flags a	are affected.							
Format:									
				Bytes	Cycles	Opcode (Hex)	Addr M <u>dst</u>	Node <u>src</u>	
	орс	dst src		2	10	E3	r	Irr	
Examples:			= 33H, R8 = 12H, pro al data memory locat	•	•				
	LDCI	R8,@RR6	; 0CDH (contents	of program	memory loc	ation 1033H) i	is loaded		
			; into R8 and RR		-		R6 + 1)		
	; R8 = 0CDH, R6 = 10H, R7 = 34H								
	LDEI	R8,@RR6	; 0DDH (contents	of data mer	mory location	n 1033H) is lo	aded		
			; into R8 and RR	6 is increme	nted by one	$(RR6 \leftarrow RI)$	R6 + 1)		
			; R8 = 0DDH,	R6 = 10H	, R7 = 34	ΙΗ			



LDCPD/LDEPD — Load Memory with Pre-Decrement

LDCPD/ LDEPD

Operation: $rr \leftarrow rr - 1$

dst,src

dst ← src

These instructions are used for block transfers of data from program or data memory from the register file. The address of the memory location is specified by a working register pair and is first decremented. The contents of the source location are then loaded into the destination location. The contents of the source are unaffected.

LDCPD refers to program memory and LDEPD refers to external data memory. The assembler makes 'Irr' an even number for program memory and an odd number for external data memory.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode	Addr Mode	
				(Hex)	<u>dst</u>	<u>src</u>
орс	src dst	2	14	F2	Irr	r

Examples:	Given: R	0 = 77H, R6 =	30H, and R7 = 00H:				
	LDCPD	@RR6,R0	; (RR6 \leftarrow RR6 – 1) ; 77H (contents of R0) is loaded into program memory location ; 2FFFH (3000H – 1H) ; R0 = 77H, R6 = 2FH, R7 = 0FFH				
	LDEPD	@RR6,R0	; (RR6 \leftarrow RR6 – 1) ; 77H (contents of R0) is loaded into external data memory ; location 2FFFH (3000H – 1H) ; R0 = 77H, R6 = 2FH, R7 = 0FFH				



LDCPI/LDEPI — Load Memory with Pre-Increment

LDCPI/ LDEPI

dst,src

Operation: $rr \leftarrow rr + 1$

 $\mathsf{dst} \ \leftarrow \ \mathsf{src}$

These instructions are used for block transfers of data from program or data memory from the register file. The address of the memory location is specified by a working register pair and is first incremented. The contents of the source location are loaded into the destination location. The contents of the source are unaffected.

LDCPI refers to program memory and LDEPI refers to external data memory. The assembler makes 'Irr' an even number for program memory and an odd number for data memory.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode	Addr	Mode
				(Hex)	<u>dst</u>	<u>src</u>
орс	src dst	2	14	F3	Irr	r

Examples:	Given: R	0 = 7FH, R6 =	21H, and R7 = 0FFH:
	LDCPI	@RR6,R0	; (RR6 \leftarrow RR6 + 1) ; 7FH (contents of R0) is loaded into program memory ; location 2200H (21FFH + 1H) ; R0 = 7FH, R6 = 22H, R7 = 00H
	LDEPI	@RR6,R0	; (RR6 \leftarrow RR6 + 1) ; 7FH (contents of R0) is loaded into external data memory ; location 2200H (21FFH + 1H) ; R0 = 7FH, R6 = 22H, R7 = 00H



LDW - Load Word

LDW	dst,src
Operation:	dst ← src
	The contents of the source (a wor

The contents of the source (a word) are loaded into the destination. The contents of the source are unaffected.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	src	dst	3	8	C4	RR	RR
				8	C5	RR	IR
орс	dst	SI	4	8	C6	RR	IML

Examples: Given: R4 = 06H, R5 = 1CH, R6 = 05H, R7 = 02H, register 00H = 1AH, register 01H = 02H, register 02H = 03H, and register 03H = 0FH:

LDW	RR6,RR4	\rightarrow	R6 = 06H, R7 = 1CH, R4 = 06H, R5 = 1CH
LDW	00H,02H	\rightarrow	Register 00H = 03H, register 01H = 0FH, register 02H = 03H, register 03H = 0FH
LDW	RR2,@R7	\rightarrow	R2 = 03H, R3 = 0FH,
LDW	04H,@01H	\rightarrow	Register 04H = 03H, register 05H = 0FH
LDW	RR6,#1234H	\rightarrow	R6 = 12H, R7 = 34H
LDW	02H,#0FEDH	\rightarrow	Register 02H = 0FH, register 03H = 0EDH

In the second example, please note that the statement "LDW 00H,02H" loads the contents of the source word 02H, 03H into the destination word 00H, 01H. This leaves the value 03H in general register 00H and the value 0FH in register 01H.

The other examples show how to use the LDW instruction with various addressing modes and formats.



MULT — Multiply (Unsigned)

MULT dst,src

Operation: dst \leftarrow dst \times src

The 8-bit destination operand (even register of the register pair) is multiplied by the source operand (8 bits) and the product (16 bits) is stored in the register pair specified by the destination address. Both operands are treated as unsigned integers.

Flags:

- C: Set if result is > 255; cleared otherwise.Z: Set if the result is "0"; cleared otherwise.
- **S:** Set if MSB of the result is a "1"; cleared otherwise.
- V: Cleared.
- **D:** Unaffected.
- H: Unaffected.

Format:

			Bytes	s Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	src	dst	3	22	84	RR	R
				22	85	RR	IR
				22	86	RR	IM

Examples:	Given:	Register 00H =	20H, I	register $01H = 03H$, register $02H = 09H$, register $03H = 06H$:
	MULT	00H, 02H	\rightarrow	Register $00H = 01H$, register $01H = 20H$, register $02H = 09H$
	MULT	00H, @01H	\rightarrow	Register 00H = 00H, register 01H = 0C0H
	MULT	00H, #30H	\rightarrow	Register 00H = 06H, register 01H = 00H

In the first example, the statement "MULT 00H,02H" multiplies the 8-bit destination operand (in the register 00H of the register pair 00H, 01H) by the source register 02H operand (09H). The 16-bit product, 0120H, is stored in the register pair 00H, 01H.



NEXT - Next

NEXT

Operation: PC \leftarrow @ IP

 $IP \leftarrow IP + 2$


The NEXT instruction is useful when implementing threaded-code languages. The program memory word that is pointed to by the instruction pointer is loaded into the program counter. The instruction pointer is then incremented by two.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	10	0F

Example: The following diagram shows one example of how to use the NEXT instruction.





$\mathbf{NOP} - \mathbf{No}$ Operation

NOP

Operation: No action is performed when the CPU executes this instruction. Typically, one or more NOPs are executed in sequence in order to effect a timing delay of variable duration.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	4	FF

Example: When the instruction

NOP

is encountered in a program, no operation occurs. Instead, there is a delay in instruction execution time.



\mathbf{OR} — Logical OR

OR dst,src

Operation: dst \leftarrow dst OR src

The source operand is logically ORed with the destination operand and the result is stored in the destination. The contents of the source are unaffected. The OR operation results in a "1" being stored whenever either of the corresponding bits in the two operands is a "1"; otherwise a "0" is stored.

Flags:

- C: Unaffected.
 - **Z:** Set if the result is "0"; cleared otherwise.
 - **S:** Set if the result bit 7 is set; cleared otherwise.
 - V: Always cleared to "0".
 - D: Unaffected.
 - H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst src		2	4	42	r	r
				6	43	r	lr
орс	src	dst	3	6	44	R	R
				6	45	R	IR
орс	dst	SIC	3	6	46	R	IM

Examples: Given: R0 = 15H, R1 = 2AH, R2 = 01H, register 00H = 08H, register 01H = 37H, and register 08H = 8AH:

OR	R0,R1	\rightarrow	R0 = 3FH, R1 = 2AH
OR	R0,@R2	\rightarrow	R0 = 37H, R2 = 01H, register 01H = 37H
OR	00H,01H	\rightarrow	Register 00H = 3FH, register 01H = 37H
OR	01H,@00H	\rightarrow	Register 00H = 08H, register 01H = 0BFH
OR	00H,#02H	\rightarrow	Register 00H = 0AH

In the first example, if working register R0 contains the value 15H and register R1 the value 2AH, the statement "OR R0,R1" logical-ORs the R0 and R1 register contents and stores the result (3FH) in destination register R0.

The other examples show the use of the logical OR instruction with the various addressing modes and formats.



$\mathbf{POP} - \mathbf{Pop} \ \mathbf{From} \ \mathbf{Stack}$

POP	dst							
Operation:	The conte	SP + 1		ressed by the d by one.	stack pointer	r are loaded	into the dest	ination. The
Flags:	No flags a	ffected.						
Format:								
					Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	орс	dst]		2	8	50	R
						8	51	IR
Examples:	Given: Register 00H = 01H, register 01H = 1BH, SPH (0D8H) = 00H, SPL (0D9H) = 0FBH, and stack register 0FBH = 55H:						(0D9H) =	
	POP	00H	\rightarrow	Register 00H	H = 55H, S	P = 00F0	СН	
	POP	@00H	\rightarrow	Register 00	H = 01H, re	egister 01H	= 55H, SP	= 00FCH
			-					OP 00H" loads ents the stack

pointer by one. Register 00H then contains the value 55H and the SP points to location 00FCH.



POPUD — Pop User Stack (Decrementing)

POPUD	dst,src
Operation:	dst ← src
	$IR \leftarrow IR - 1$
	This instruction is used

This instruction is used for user-defined stacks in the register file. The contents of the register file location addressed by the user stack pointer are loaded into the destination. The user stack pointer is then decremented.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode	Addr	Mode
					(Hex)	<u>dst</u>	<u>src</u>
орс	src	dst	3	8	92	R	IR

Example: Given: Register 00H = 42H (user stack pointer register), register 42H = 6FH, and register 02H = 70H:

POPUD 02H,@00H \rightarrow Register 00H = 41H, register 02H = 6FH, register 42H = 6FH

If general register 00H contains the value 42H and register 42H the value 6FH, the statement "POPUD 02H,@00H" loads the contents of register 42H into the destination register 02H. The user stack pointer is then decremented by one, leaving the value 41H.



POPUI — Pop User Stack (Incrementing)

POPUI	dst,src								
Operation:		+ 1 instruction location ac	ldressed by	user-defined the user stac		•			
Flags:	No flags are								
Format:									
					Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
	орс	src	dst		3	8	93	R	IR

Example: Given: Register 00H = 01H and register 01H = 70H: POPUI 02H,@00H Register 00H = 02H, register 01H = 70H, register 02H = 70H \rightarrow

> If general register 00H contains the value 01H and register 01H the value 70H, the statement "POPUI 02H,@00H" loads the value 70H into the destination general register 02H. The user stack pointer (register 00H) is then incremented by one, changing its value from 01H to 02H.



PUSH — Push To Stack

PUSH src

Operation: SP \leftarrow SP - 1

 $@SP \leftarrow src$

A PUSH instruction decrements the stack pointer value and loads the contents of the source (src) into the location addressed by the decremented stack pointer. The operation then adds the new value to the top of the stack.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	src	2	8 (internal clock)	70	R
			8 (external clock)		
			8 (internal clock)		
			8 (external clock)	71	IR

Examples:	Given:	Register 40H	= 4FH,	register 4FH = 0AAH, SPH = 00H, and SPL = 00H:
	PUSH	40H	\rightarrow	Register 40H = 4FH, stack register 0FFH = 4FH, SPH = 0FFH, SPL = 0FFH
	PUSH	@40H	\rightarrow	Register 40H = 4FH, register 4FH = 0AAH, stack register 0FFH = 0AAH, SPH = 0FFH, SPL = 0FFH

In the first example, if the stack pointer contains the value 0000H, and general register 40H the value 4FH, the statement "PUSH 40H" decrements the stack pointer from 0000 to 0FFFFH. It then loads the contents of register 40H into location 0FFFFH and adds this new value to the top of the stack.



PUSHUD — Push User Stack (Decrementing)

PUSHUD	dst,src
Operation:	$IR \leftarrow IR - 1$ dst \leftarrow src
	This instruction is used to address user-defined stacks in the register file. PUSHUD decrements the user stack pointer and loads the contents of the source into the register addressed by the decremented stack pointer.
Flags:	No flags are affected.
Format:	
	Bytes Cycles Opcode Addr Mode (Hex) <u>dst</u> <u>src</u>
	opc dst src 3 8 82 IR R
Example:	Given: Register 00H = 03H, register 01H = 05H, and register 02H = 1AH:
	PUSHUD @00H,01H \rightarrow Register 00H = 02H, register 01H = 05H, register 02H = 05H
	If the user stack pointer (register 00H, for example) contains the value 03H, the statement "PUSHUD @00H,01H" decrements the user stack pointer by one, leaving the value 02H. The 01H register value, 05H, is then loaded into the register addressed by the decremented user stack

pointer.



PUSHUI — Push User Stack (Incrementing)

PUSHUI	dst,src
Operation:	$IR \leftarrow IR + 1$
	dst \leftarrow src
	This instruction is used for user-defined stacks in the register file. PUSHUI increments the user stack pointer and then loads the contents of the source into the register location addressed by the incremented user stack pointer.
Flags:	No flags are affected.
Format:	
	Bytes Cycles Opcode Addr Mode (Hex) <u>dst</u> src
	opc dst src 3 8 83 IR R
Example:	Given: Register 00H = 03H, register 01H = 05H, and register 04H = 2AH:
	PUSHUI @00H,01H \rightarrow Register 00H = 04H, register 01H = 05H, register 04H = 05H
	If the user stack pointer (register 00H, for example) contains the value 03H, the statement "PUSHUI @00H,01H" increments the user stack pointer by one, leaving the value 04H. The 01H register value, 05H, is then loaded into the location addressed by the incremented user stack

pointer.



RCF — Reset Carry Flag

RCF	RCF				
Operation:	C ←	0			
	The ca	rry flag is cleared to logic zero, regardless	s of its prev	ious value.	
Flags:	C:	Cleared to "0".			
	No oth	er flags are affected.			
Format:					
	_		Bytes	Cycles	Opcode (Hex)
	ор		1	4	CF
Example:	Given:	C = "1" or "0":			

The instruction RCF clears the carry flag (C) to logic zero.



$\mathbf{RET} - \mathbf{Return}$

RET

Operation: PC \leftarrow @SP

 $SP \leftarrow SP + 2$

The RET instruction is normally used to return to the previously executing procedure at the end of a procedure entered by a CALL instruction. The contents of the location addressed by the stack pointer are popped into the program counter. The next statement that is executed is the one that is addressed by the new program counter value.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	8 (internal stack)	AF
		10 (internal stack)	

Example: Given: SP = 00FCH, (SP) = 101AH, and PC = 1234:

RET \rightarrow PC = 101AH, SP = 00FEH

The statement "RET" pops the contents of stack pointer location 00FCH (10H) into the high byte of the program counter. The stack pointer then pops the value in location 00FEH (1AH) into the PC's low byte and the instruction at location 101AH is executed. The stack pointer now points to memory location 00FEH.



RL — Rotate Left

RL


dst

Operation:

 $\begin{array}{rcl} \mathsf{C} & \leftarrow & \mathsf{dst} \ (7) \\ \mathsf{dst} \ (0) & \leftarrow & \mathsf{dst} \ (7) \end{array}$

dst (n + 1) \leftarrow dst (n), n = 0-6

The contents of the destination operand are rotated left one bit position. The initial value of bit 7 is moved to the bit zero (LSB) position and also replaces the carry flag.



Flags:

- C: Set if the bit rotated from the most significant bit position (bit 7) was "1".
- **Z:** Set if the result is "0"; cleared otherwise.
- **S:** Set if the result bit 7 is set; cleared otherwise.
- V: Set if arithmetic overflow occurred; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	90	R
			4	91	IR

Examples:	Given:	Register 00H	= 0AAH	, register 01H	=	02H and register $02H = 17H$:	
	RL	00H	\rightarrow	Register 00H	=	55H, C = "1"	
	RL	@01H	\rightarrow	Register 01H	=	02H, register 02H = 2EH, C = '	"0"

In the first example, if general register 00H contains the value 0AAH (10101010B), the statement "RL 00H" rotates the 0AAH value left one bit position, leaving the new value 55H (01010101B) and setting the carry and overflow flags.



RLC — Rotate Left Through Carry

dst


RLC

Operation: dst (0) \leftarrow C

 $C \leftarrow dst(7)$

dst (n + 1) \leftarrow dst (n), n = 0-6

The contents of the destination operand with the carry flag are rotated left one bit position. The initial value of bit 7 replaces the carry flag (C); the initial value of the carry flag replaces bit zero.



Flags:

- C: Set if the bit rotated from the most significant bit position (bit 7) was "1".
- **Z:** Set if the result is "0"; cleared otherwise.
- **S:** Set if the result bit 7 is set; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	10	R
			4	11	IR

Examples:	Given:	Register 00H	=	0AAH, register 01H =	=	02H, and register 02H	= 17H, (С =	"0":
-----------	--------	--------------	---	----------------------	---	-----------------------	----------	-----	------

RLC 00H \rightarrow Register 00H = 54H, C = "1"

RLC @01H
$$\rightarrow$$
 Register 01H = 02H, register 02H = 2EH, C = "0"

In the first example, if general register 00H has the value 0AAH (10101010B), the statement "RLC 00H" rotates 0AAH one bit position to the left. The initial value of bit 7 sets the carry flag and the initial value of the C flag replaces bit zero of register 00H, leaving the value 55H (01010101B). The MSB of register 00H resets the carry flag to "1" and sets the overflow flag.



RR — Rotate Right

RR


dst

Operation:

 $C \leftarrow dst (0)$ dst (7) $\leftarrow dst (0)$

 $dst~(n)~\leftarrow~dst~(n~+~1),~n~=~0\text{--}6$

The contents of the destination operand are rotated right one bit position. The initial value of bit zero (LSB) is moved to bit 7 (MSB) and also replaces the carry flag (C).



Flags:

- C: Set if the bit rotated from the least significant bit position (bit zero) was "1".
- **Z**: Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	орс	dst	2	4	E0	R
-				4	E1	IR

Examples:	Given:	Register 00H	I = 31H,	register 01H = 02H, and register 02H = 17H:
	RR	00H	\rightarrow	Register 00H = 98H, C = "1"
	RR	@01H	\rightarrow	Register 01H = 02H, register 02H = 8BH, C = "1"
	la tha fi	rat avampla if	acherol re	gister 0011 contains the value 2111 (00110001D) the statem

In the first example, if general register 00H contains the value 31H (00110001B), the statement "RR 00H" rotates this value one bit position to the right. The initial value of bit zero is moved to bit 7, leaving the new value 98H (10011000B) in the destination register. The initial bit zero also resets the C flag to "1" and the sign flag and overflow flag are also set to "1".



RRC — Rotate Right Through Carry


RRC dst

Operation: dst (7) \leftarrow C

 $C \leftarrow dst (0)$

dst (n) \leftarrow dst (n + 1), n = 0-6

The contents of the destination operand and the carry flag are rotated right one bit position. The initial value of bit zero (LSB) replaces the carry flag; the initial value of the carry flag replaces bit 7 (MSB).



Flags:

- C: Set if the bit rotated from the least significant bit position (bit zero) was "1".
- **Z:** Set if the result is "0" cleared otherwise.
- **S:** Set if the result bit 7 is set; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	C0	R
			4	C1	IR

Examples:	Given:	Register 00H	= 55H,	register 01H = 02H, register 02H = 17H, and C = "0":
	RRC	00H	\rightarrow	Register 00H = 2AH, C = "1"
	RRC	@01H	\rightarrow	Register 01H = 02H, register 02H = 0BH, C = "1"

In the first example, if general register 00H contains the value 55H (01010101B), the statement "RRC 00H" rotates this value one bit position to the right. The initial value of bit zero ("1") replaces the carry flag and the initial value of the C flag ("1") replaces bit 7. This leaves the new value 2AH (00101010B) in destination register 00H. The sign flag and overflow flag are both cleared to "0".



SB0 — Select Bank 0

SB0

 Operation:
 BANK ← 0

 The SB0 instruction clears the bank address flag in the FLAGS register (FLAGS.0) to logic zero, selecting bank 0 register addressing in the set 1 area of the register file.

 Flags:
 No flags are affected.

 Format:
 Bytes
 Cycles
 Opcode (Hex)

 Opc
 1
 4
 4F

Example: The statement

SB0

clears FLAGS.0 to "0", selecting bank 0 register addressing.



SB1 — Select Bank 1

SB1									
Operation:	BANK ← 1								
	selecting bank 1 register addressing in the set 1	The SB1 instruction sets the bank address flag in the FLAGS register (FLAGS.0) to logic one, selecting bank 1 register addressing in the set 1 area of the register file. (Bank 1 is not implemented in some S3C8-series microcontrollers.)							
Flags:	No flags are affected.								
Format:									
		Bytes	Cycles	Opcode (Hex)					
	орс	1	4	5F					
Example:	The statement								
	SB1								
	sets FLAGS.0 to "1", selecting bank 1 register a	ddressing,	if implemer	nted.					



$\mathbf{SBC}-\mathbf{Subtract}$ with Carry

		und our y								
SBC	dst,src									
Operation:	dst \leftarrow dst – src – c									
	operand Subtracti operand.	The source operand, along with the current value of the carry flag, is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's-complement of the source operand to the destination operand. In multiple precision arithmetic, this instruction permits the carry ("borrow") from the subtraction of the low-order operands to be subtracted from the subtraction of high-order operands.								
Flags:	 Z: Set if S: Set if V: Set if the r D: Alwa H: Clear 	f the result is " f the result is r f arithmetic over esult is the sa ys set to "1".	'0"; cleare negative; erflow occ me as the a carry fre	cleared otherwis curred, that is, if e sign of the sou om the most sig	se. the operan urce; cleare	nds were of ed otherwise			-	
Format:										
					Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>	
	орс	dst src			2	4	32	r	r	
						6	33	r	lr	
	орс	src	dst		3	6	34	R	R	
						6	35	R	IR	
	орс	dst	SIC		3	6	36	R	IM	
Examples:		R1 = 10H, F 03H = 0AH:		3H, C = "1", r	egister 01H	H = 20H,	register 02H	= 03H	l, and	
	SBC	R1,R2	\rightarrow	R1 = 0CH,	R2 = 03H	4				
	SBC	R1,@R2	\rightarrow	R1 = 05H, F	R2 = 03H	I, register C	03H = 0AH			
	SBC	01H,02H	\rightarrow	Register 01H	= 1CH, r	egister 02H	= 03H			
	SBC 0AH	01H,@02H	\rightarrow	Register 01H	= 15H,re	gister 02H	= 03H, regi	ster 03⊦	1 =	
	SBC	01H,#8AH	\rightarrow	Register 01H	= 95H; C	, S, and V	= "1"			

In the first example, if working register R1 contains the value 10H and register R2 the value 03H, the statement "SBC R1,R2" subtracts the source value (03H) and the C flag value ("1") from the destination (10H) and then stores the result (0CH) in register R1.



$\mathbf{SCF} - \mathbf{Set} \ \mathbf{Carry} \ \mathbf{Flag}$

SCF

Operation:	C ← 1			
	The carry flag (C) is set to logic one, regardless	of its previ	ous value.	
Flags:	C: Set to "1".			
	No other flags are affected.			
Format:				
		Bytes	Cycles	Opcode (Hex)
	орс	1	4	DF
Example:	The statement			
	SCF			

sets the carry flag to logic one.



SRA — Shift Right Arithmetic

dst


SRA

Operation: dst (7) \leftarrow dst (7)

 $C \leftarrow dst (0)$

dst (n) \leftarrow dst (n + 1), n = 0-6

An arithmetic shift-right of one bit position is performed on the destination operand. Bit zero (the LSB) replaces the carry flag. The value of bit 7 (the sign bit) is unchanged and is shifted into bit position 6.



Flags:

- C: Set if the bit shifted from the LSB position (bit zero) was "1".
- Z: Set if the result is "0"; cleared otherwise.
- **S:** Set if the result is negative; cleared otherwise.
- V: Always cleared to "0".
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	D0	R
			4	D1	IR

Examples:	Given:	Register 00H	= 9AH,	register 02H = 03H, register 03H = 0BCH, and C = "1":	
	SRA	00H	\rightarrow	Register $00H = 0CD, C = "0"$	
	SRA	@02H	\rightarrow	Register 02H = 03H, register 03H = 0DEH, C = "0"	

In the first example, if general register 00H contains the value 9AH (10011010B), the statement "SRA 00H" shifts the bit values in register 00H right one bit position. Bit zero ("0") clears the C flag and bit 7 ("1") is then shifted into the bit 6 position (bit 7 remains unchanged). This leaves the value 0CDH (11001101B) in destination register 00H.



SRP/SRP0/SRP1 — Set Register Pointer

SRP	src			
SRP0	src			
SRP1	src			
Operation:	If src (1) = 1 and src (0) = 0 then:	RP0 (3–7)	\leftarrow	src (3–7)
	If src (1) = 0 and src (0) = 1 then:	RP1 (3–7)	\leftarrow	src (3–7)
	If src (1) = 0 and src (0) = 0 then:	RP0 (4–7)	\leftarrow	src (4–7),
		RP0 (3)	\leftarrow	0
		RP1 (4–7)	\leftarrow	src (4–7),
		RP1 (3)	\leftarrow	1

The source data bits one and zero (LSB) determine whether to write one or both of the register pointers, RP0 and RP1. Bits 3–7 of the selected register pointer are written unless both register pointers are selected. RP0.3 is then cleared to logic zero and RP1.3 is set to logic one.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>src</u>
орс	src	2	4	31	IM

Examples: The statement

SRP #40H

sets register pointer 0 (RP0) at location 0D6H to 40H and register pointer 1 (RP1) at location 0D7H to 48H.

The statement "SRP0 #50H" sets RP0 to 50H, and the statement "SRP1 #68H" sets RP1 to 68H.



STOP — Stop Operation

STOP

Operation:

The STOP instruction stops the both the CPU clock and system clock and causes the microcontroller to enter Stop mode. During Stop mode, the contents of on-chip CPU registers, peripheral registers, and I/O port control and data registers are retained. Stop mode can be released by an external reset operation or by external interrupts. For the reset operation, the RESET pin must be held to Low level until the required oscillation stabilization interval has elapsed. In application programs, a STOP instruction must be immediately followed by at least three NOP instructions. This ensures an adeguate time interval for the clock to stabilize before the next instruction is executed. If three or more NOP instructons are not used after STOP instruction, leakage current could be flown because of the floating state in the internal bus.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode	Addr	Mode
			(Hex)	<u>dst</u>	<u>src</u>
орс	1	4	7F	-	-

Example: The statement

STOP; halts all microcontroller operationsNOPNOPNOP



SUB — Subtract

Operation: dst \leftarrow dst - src

The source operand is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's complement of the source operand to the destination operand.

Flags:

- **C:** Set if a "borrow" occurred; cleared otherwise.
- **Z**: Set if the result is "0"; cleared otherwise.
- **S:** Set if the result is negative; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if the operands were of opposite signs and the sign of the result is of the same as the sign of the source operand; cleared otherwise.
- D: Always set to "1".
- **H:** Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise indicating a "borrow".

Format:

			E	Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst src			2	4	22	r	r
		-			6	23	r	lr
орс	SrC	dst		3	6	24	R	R
					6	25	R	IR
орс	dst	src		3	6	26	R	IM

Examples:

Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH: SUB R1,R2 \rightarrow R1 = 0FH, R2 = 03H

SUB	R1,@R2	\rightarrow	R1 = 08H, R2 = 03H
SUB	01H,02H	\rightarrow	Register 01H = 1EH, register 02H = 03H
SUB	01H,@02H	\rightarrow	Register 01H = 17H, register 02H = 03H
SUB	01H,#90H	\rightarrow	Register 01H = 91H; C, S, and V = "1"
SUB	01H,#65H	\rightarrow	Register 01H = 0BCH; C and S = "1", V = "0"

In the first example, if working register R1 contains the value 12H and if register R2 contains the value 03H, the statement "SUB R1,R2" subtracts the source value (03H) from the destination value (12H) and stores the result (0FH) in destination register R1.




SWAP — Swap Nibbles

SWAP dst

Operation: dst $(0 - 3) \leftrightarrow dst (4 - 7)$

The contents of the lower four bits and upper four bits of the destination operand are swapped.



Flags:

C: Undefined.

- **Z:** Set if the result is "0"; cleared otherwise.
- **S:** Set if the result bit 7 is set; cleared otherwise.
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	F0	R
			4	F1	IR

Examples:	Given: F	Register 00H =	= 3EH,	register $02H = 03H$, and register $03H = 0A4H$:
	SWAP	00H	\rightarrow	Register 00H = 0E3H
	SWAP	@02H	\rightarrow	Register 02H = 03H, register 03H = 4AH

In the first example, if general register 00H contains the value 3EH (00111110B), the statement "SWAP 00H" swaps the lower and upper four bits (nibbles) in the 00H register, leaving the value 0E3H (11100011B).



TCM — Test Complement Under Mask

Operation: (NOT dst) AND src

This instruction tests selected bits in the destination operand for a logic one value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask). The TCM statement complements the destination operand, which is then ANDed with the source mask. The zero (Z) flag can then be checked to determine the result. The destination and source operands are unaffected.

Flags:

- Z: Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Always cleared to "0".
- D: Unaffected.

C: Unaffected.

H: Unaffected.

Format:

			Bytes	s Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst src		2	4	62	r	r
				6	63	r	lr
орс	src	dst	3	6	64	R	R
				6	65	R	IR
орс	dst	src	3	6	66	R	IM

Examples: Given: R0 = 0C7H, R1 = 02H, R2 = 12H, register 00H = 2BH, register 01H = 02H, and register 02H = 23H:

TCM	R0,R1 \rightarrow	R0 = 0C7H, R1 = 02H, Z = "1"
TCM	R0,@R1 \rightarrow	R0 = 0C7H, R1 = 02H, register 02H = 23H, Z = "0"
TCM	00H,01H \rightarrow	Register 00H = 2BH, register 01H = 02H, Z = "1"
ТСМ	00H,@01H →	Register 00H = 28H, register 01H = 02H, register 02H = 23H, Z = "1"
TCM	00H,#34 \rightarrow	Register 00H = 2BH, Z = "0"

In the first example, if working register R0 contains the value 0C7H (11000111B) and register R1 the value 02H (0000010B), the statement "TCM R0,R1" tests bit one in the destination register for a "1" value. Because the mask value corresponds to the test bit, the Z flag is set to logic one and can be tested to determine the result of the TCM operation.



TM — Test Under Mask

TM dst,src

Operation: dst AND src

This instruction tests selected bits in the destination operand for a logic zero value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask), which is ANDed with the destination operand. The zero (Z) flag can then be checked to determine the result. The destination and source operands are unaffected.

Flags:

- C: Unaffected.
- Z: Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Always reset to "0".
- D: Unaffected.
- H: Unaffected.

Format:

			Ву	tes Cy		pcode (Hex)	Addr M <u>dst</u>	ode <u>src</u>
орс	dst src		:	2	4	72	r	r
					6	73	r	lr
орс	src	dst	;	3	6	74	R	R
					6	75	R	IR
орс	dst	src	;	3	6	76	R	IM

Examples: Given: R0 = 0C7H, R1 = 02H, R2 = 18H, register 00H = 2BH, register 01H = 02H, and register 02H = 23H:

ТМ	R0,R1 \rightarrow	R0 = 0C7H, R1 = 02H, Z = "0"
ТМ	R0,@R1 \rightarrow	R0 = 0C7H, R1 = 02H, register 02H = 23H, Z = "0"
ТМ	00H,01H $ ightarrow$	Register 00H = 2BH, register 01H = 02H, Z = "0"
ТМ	00H,@01H →	Register 00H = 2BH, register 01H = 02H, register 02H = 23H, Z = "0"
ТМ	00H,#54H \rightarrow	Register 00H = 2BH, Z = "1"

In the first example, if working register R0 contains the value 0C7H (11000111B) and register R1 the value 02H (0000010B), the statement "TM R0,R1" tests bit one in the destination register for a "0" value. Because the mask value does not match the test bit, the Z flag is cleared to logic zero and can be tested to determine the result of the TM operation.




(n = 1, 2, 3, ...)

WFI — Wait for Interrupt

WFI

Operation: The CPU is effectively halted until an interrupt occurs, except that DMA transfers can still take place during this wait state. The WFI status can be released by an internal interrupt, including a fast interrupt. Flags: No flags are affected. Format: Bytes Cycles Opcode (Hex) opc 1 4n 3F

Example: The following sample program structure shows the sequence of operations that follow a "WFI" statement:





XOR — Logical Exclusive OR

XOR dst,src

Operation: dst

dst

dst XOR src

The source operand is logically exclusive-ORed with the destination operand and the result is stored in the destination. The exclusive-OR operation results in a "1" bit being stored whenever the corresponding bits in the operands are different; otherwise, a "0" bit is stored.

Flags:

- Z: Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Always reset to "0".
- D: Unaffected.

C: Unaffected.

H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
opc dst src		2	4	B2	r	r
			6	B3	r	lr
opc src	dst	3	6	B4	R	R
			6	B5	R	IR
opc dst	src	3	6	B6	R	IM

Examples: Given: R0 = 0C7H, R1 = 02H, R2 = 18H, register 00H = 2BH, register 01H = 02H, and register 02H = 23H:

XOR	R0,R1	\rightarrow	R0 = 0C5H, R1 = 02H
XOR	R0,@R1	\rightarrow	R0 = 0E4H, R1 = 02H, register 02H = 23H
XOR	00H,01H	\rightarrow	Register 00H = 29H, register 01H = 02H
XOR	00H,@01H	\rightarrow	Register 00H = 08H, register 01H = 02H, register 02H = 23H
XOR	00H,#54H	\rightarrow	Register 00H = 7FH

In the first example, if working register R0 contains the value 0C7H and if register R1 contains the value 02H, the statement "XOR R0,R1" logically exclusive-ORs the R1 value with the R0 value and stores the result (0C5H) in the destination register R0.



CLOCK CIRCUIT

OVERVIEW

The S3C8275/C8278/C8274 microcontroller has two oscillator circuits: a main clock and a sub clock circuit. The CPU and peripheral hardware operate on the system clock frequency supplied through these circuits. The maximum CPU clock frequency of S3C8275/C8278/C8274 is determined by CLKCON register settings.

SYSTEM CLOCK CIRCUIT

The system clock circuit has the following components:

- External crystal, ceramic resonator, RC oscillation source, or an external clock source
- Oscillator stop and wake-up functions
- Programmable frequency divider for the CPU clock (fxx divided by 1, 2, 8, or 16)
- System clock control register, CLKCON
- Oscillator control register, OSCCON and STOP control register, STPCON
- Clock output control register, CLOCON

CPU Clock Notation

In this document, the following notation is used for descriptions of the CPU clock;

fx: main clock fxt: sub clock fxx: selected system clock



MAIN OSCILLATOR CIRCUITS




Figure 7-1. Crystal/Ceramic Oscillator (fx)




Figure 7-2. External Oscillator (fx)




Figure 7-3. RC Oscillator (fx)

SUB OSCILLATOR CIRCUITS




Figure 7-4. Crystal Oscillator (fxt, Normal)




Figure 7-5. Crystal Oscillator (fxt, for Low Current)




Figure 7-6. External Oscillator (fxt)



CLOCK STATUS DURING POWER-DOWN MODES

The two power-down modes, Stop mode and Idle mode, affect the system clock as follows:

- In stop mode, the main oscillator is halted. Stop mode is released, and the oscillator started, by a reset operation or an external interrupt (with RC delay noise filter).
- In Idle mode, the internal clock signal is gated to the CPU, but not to interrupt structure, timers and timer/ counters. Idle mode is released by a reset or by an external or internal interrupt.




Figure 7-7. System Clock Circuit Diagram



SYSTEM CLOCK CONTROL REGISTER (CLKCON)

The system clock control register, CLKCON, is located in the set 1, at address D4H. It is read/write addressable and has the following functions:

- Oscillator IRQ wake up function enable/disable
- Oscillator frequency divide-by value

CLKCON register settings control whether or not an external interrupt can be used to trigger a stop mode release (This is called the "IRQ wake-up" function). The IRQ "wake-up" enable bit is CLKCON.7.

After the main oscillator is activated, and the fxx/16 (the slowest clock speed) is selected as the CPU clock. If necessary, you can then increase the CPU clock speed to fxx/8, fxx/2, or fxx/1.




Figure 7-8. System Clock Control Register (CLKCON)



CLOCK OUTPUT CONTROL REGISTER (CLOCON)

The clock output control register, CLOCON, is located in set 1 bank 1, at address E8H. It is read/write addressable and has the following functions:

Clock output frequency selection

After a reset, fxx/64 is select for clock output frequency because the reset value of CLOCON.1-.0 is "00b".




Figure 7-9. Clock Output Control Register (CLOCON)




Figure 7-10. Clock Output Block Diagram



OSCILLATOR CONTROL REGISTER (OSCCON)

The oscillator control register, OSCCON, is located in set 1, bank 0, at address E0H. It is read/write addressable and has the following functions:

- System clock selection
- Main oscillator control
- Sub oscillator control
- Sub oscillator circuit selection

OSCCON.0 register settings select Main clock or Sub clock as system clock. After a reset, Main clock is selected for system clock because the reset value of OSCCON.0 is "0".

The main oscillator can be stopped or run by setting OSCCON.3.

The sub oscillator can be stopped or run by setting OSCCON.2.




Figure 7-11. Oscillator Control Register (OSCCON)



SWITCHING THE CPU CLOCK

Data loading in the oscillator control register, OSCCON, determine whether a main or a sub clock is selected as the CPU clock, and also how this frequency is to be divided by setting CLKCON. This makes it possible to switch dynamically between main and sub clocks and to modify operating frequencies.

OSCCON.0 select the main clock (fx) or the sub clock (fxt) for the CPU clock. OSCCON.3 start or stop main clock oscillation, and OSCCON.2 start or stop sub clock oscillation. CLKCON.4–.3 control the frequency divider circuit, and divide the selected fxx clock by 1, 2, 8, 16.

For example, you are using the default CPU clock (normal operating mode and a main clock of fx/16) and you want to switch from the fx clock to a sub clock and to stop the main clock. To do this, you need to set CLKCON.4-.3 to "11", OSCCON.0 to "1", and OSCCON.3 to "1" simultaneously. This switches the clock from fx to fxt and stops main clock oscillation.

The following steps must be taken to switch from a sub clock to the main clock: first, set OSCCON.3 to "0" to enable main clock oscillation. Then, after a certain number of machine cycles has elapsed, select the main clock by setting OSCCON.0 to "0".

PROGRAMMING TIP — Switching the CPU clock

1. This example shows how to change from the main clock to the sub clock:

MA2SUB	LD	OSCCON,#01H		Switches to the sub clock Stop the main clock oscillation
--------	----	-------------	--	--

RET

2. This example shows how to change from sub clock to main clock:

SUB2MA	AND CALL AND RET	OSCCON,#07H DLY16 OSCCON,#06H	, , ,	Start the main clock oscillation Delay 16 ms Switch to the main clock
DLY16	SRP LD	#0C0H R0,#20H		
DEL	NOP			
	DJNZ RET	R0,DEL		






Figure 7-12. STOP Control Register (STPCON)



8 RESET and POWER-DOWN

SYSTEM RESET

OVERVIEW

During a power-on reset, the voltage at V_{DD} goes to High level and the nRESET pin is forced to Low level. The nRESET signal is input through a schmitt trigger circuit where it is then synchronized with the CPU clock. This procedure brings the S3C8275/C8278/C8274 into a known operating status.

To allow time for internal CPU clock oscillation to stabilize, the nRESET pin must be held to Low level for a minimum time interval after the power supply comes within tolerance. The minimum required time of a reset operation for oscillation stabilization is 1 millisecond.

Whenever a reset occurs during normal operation (that is, when both V_{DD} and nRESET are High level), the nRESET pin is forced Low level and the reset operation starts. All system and peripheral control registers are then reset to their default hardware values

In summary, the following sequence of events occurs during a reset operation:

- All interrupt is disabled.
- The watchdog function (basic timer) is enabled.
- Ports 0-6 are set to input mode, and all pull-up resistors are disabled for the I/O port.
- Peripheral control and data register settings are disabled and reset to their default hardware values.
- The program counter (PC) is loaded with the program reset address in the ROM, 0100H.
- When the programmed oscillation stabilization time interval has elapsed, the instruction stored in ROM location 0100H (and 0101H) is fetched and executed at normal mode by smart option.
- The reset address at ROM can be changed by Smart Option only in the S3F8275 (full-flash device). Refer to "The chapter 16. Embedded Flash Memory Interface" for more detail contents.

NORMAL MODE RESET OPERATION

In normal (masked ROM) mode, the Test pin is tied to V_{SS}. A reset enables access to the 16/8/4-Kbyte on-chip ROM (The external interface is not automatically configured).

NOTE

To program the duration of the oscillation stabilization interval, you make the appropriate settings to the basic timer control register, BTCON, *before* entering Stop mode. Also, if you do not want to use the basic timer watchdog function (which causes a system reset if a basic timer counter overflow occurs), you can disable it by writing "1010B" to the upper nibble of BTCON.



HARDWARE RESET VALUES

Table 8-1, 8-2, 8-3 list the reset values for CPU and system registers, peripheral control registers, and peripheral data registers following a reset operation. The following notation is used to represent reset values:

- A "1" or a "0" shows the reset bit value as logic one or logic zero, respectively.
- An "x" means that the bit value is undefined after a reset.
- A dash ("-") means that the bit is either not used or not mapped, but read 0 is the bit value.

Table 8-1. S3C8275/0	C8278/C8274	Set 1 Register a	and Values	After RESET

Register Name	Mnemonic	Add	ress	Bit Values After RESET							
		Dec	Hex	7	6	5	4	3	2	1	0
Locations D0H – D2H are not mapped.											
Basic timer control register	BTCON	211	D3H	0	0	0	0	0	0	0	0
System clock control register	CLKCON	212	D4H	0		-	0	0		_	-
System flags register	FLAGS	213	D5H	х	х	х	х	х	х	0	0
Register pointer 0	RP0	214	D6H	1	1	0	0	0		_	-
Register pointer 1	RP1	215	D7H	1	1	0	0	1		_	-
Stack pointer (high byte)	SPH	216	D8H	х	х	х	х	х	х	х	х
Stack pointer (low byte)	SPL	217	D9H	х	х	х	х	х	х	х	х
Instruction pointer (high byte)	IPH	218	DAH	х	х	х	х	х	х	х	х
Instruction pointer (low byte)	IPL	219	DBH	х	х	х	х	х	х	х	х
Interrupt request register	IRQ	220	DCH	0	0	0	0	0	0	0	0
Interrupt mask register	IMR	221	DDH	х	х	х	х	х	х	х	х
System mode register	SYM	222	DEH	0	_	1	х	х	х	0	0
Register page pointer	PP	223	DFH	0	0	0	0	0	0	0	0



Register Name	Mnemonic	Add	ress	Bit Values After RESET							
		Dec	Hex	7	6	5	4	3	2	1	0
Oscillator control register	OSCCON	224	E0H	0			-	0	0	-	0
SIO control register	SIOCON	225	E1H	0	0	0	0	0	0	0	0
SIO data register	SIODATA	226	E2H	0	0	0	0	0	0	0	0
SIO pre-scaler register	SIOPS	227	E3H	0	0	0	0	0	0	0	0
Port 0 control register (high byte)	P0CONH	228	E4H	0	0	0	0	0	0	0	0
Port 0 control register (low byte)	P0CONL	229	E5H	0	0	0	0	0	0	0	0
Port 0 pull-up resistor enable register	P0PUR	230	E6H	0	0	0	0	0	0	0	0
Port 1 control register (high byte)	P1CONH	231	E7H	0	0	0	0	0	0	0	0
Port 1 control register (low byte)	P1CONL	232	E8H	0	0	0	0	0	0	0	0
Port 1 pull-up resistor enable register	P1PUR	233	E9H	0	0	0	0	0	0	0	0
Port 2 control register (high byte)	P2CONH	234	EAH	0	0	0	0	0	0	0	0
Port 2 control register (low byte)	P2CONL	235	EBH	0	0	0	0	0	0	0	0
Port 2 pull-up resistor enable register	P2PUR	236	ECH	0	0	0	0	0	0	0	0
Port 3 control register (high byte)	P3CONH	237	EDH	0	0	0	0	0	0	0	0
Port 3 control register (low byte)	P3CONL	238	EEH	0	0	0	0	0	0	0	0
Port 3 pull-up resistor enable register	P3PUR	239	EFH	0	0	0	0	0	0	0	0
Port 0 data register	P0	240	F0H	0	0	0	0	0	0	0	0
Port 1 data register	P1	241	F1H	0	0	0	0	0	0	0	0
Port 2 data register	P2	242	F2H	0	0	0	0	0	0	0	0
Port 3 data register	P3	243	F3H	0	0	0	0	0	0	0	0
Port 4 data register	P4	244	F4H	0	0	0	0	0	0	0	0
Port 5 data register	P5	245	F5H	0	0	0	0	0	0	0	0
Port 6 data register	P6	246	F6H	_	1	1	_	0	0	0	0
External interrupt pending register	EXTIPND	247	F7H	0	0	0	0	0	0	0	0
External interrupt control register (high byte)	EXTICONH	248	F8H	0	0	0	0	0	0	0	0
External interrupt control register (low byte)	EXTICONL	249	F9H	0	0	0	0	0	0	0	0
Loc	ation FAH is n	ot mapped	•								
STOP control register	STPCON	251	FBH	0	0	0	0	0	0	0	0
Loc	ation FCH is r	ot mapped									
Basic timer counter	BTCNT	253	FDH	0	0	0	0	0	0	0	0
Loc	ation FEH is n	ot mapped	•								
Interrupt priority register	IPR	255	FFH	х	х	х	х	х	х	х	х

Table 8-2. S3C8275/C8278/C8274 Set 1, Bank 0 Register Values After RESET



Register Name	Mnemonic	Add	ress		Bit Values After RESET						
		Dec	Hex	7	6	5	4	3	2	1	0
LCD control register	LCON	224	E0H	0	0	0	0	0	0	-	0
Watch timer control register	WTCON	225	E1H	0	0	0	0	0	0	0	0
Timer A counter	TACNT	226	E2H	0	0	0	0	0	0	0	0
Timer B counter	TBCNT	227	E3H	0	0	0	0	0	0	0	0
Timer A data register	TADATA	228	E4H	1	1	1	1	1	1	1	1
Timer B data register	TBDATA	229	E5H	1	1	1	1	1	1	1	1
Timer 1/A control register	TACON	230	E6H	0	0	0	0	0	0	0	0
Timer B control register	TBCON	231	E7H		0	0	0	0	0	0	0
Clock output control register	CLOCON	232	E8H	-	-	_	_	1		0	0
Port 4 control register (high byte)	P4CONH	233	E9H	0	0	0	0	0	0	0	0
Port 4 control register (low byte)	P4CONL	234	EAH	0	0	0	0	0	0	0	0
Port 5 control register (high byte)	P5CONH	235	EBH	0	0	0	0	0	0	0	0
Port 5 control register (low byte)	P5CONL	236	ECH	0	0	0	0	0	0	0	0
Port 6 control register	P6CON	237	EDH	0	0	0	0	0	0	0	0
Locations EE	H – EFH are n	ot mapp	ed.								
Flash memory control register	FMCON	240	F0H	0	0	0	0	0		-	0
Flash memory user programming enable register	FMUSR	241	F1H	0	0	0	0	0	0	0	0
Flash memory sector address register (high byte)	FMSECH	242	F2H	0	0	0	0	0	0	0	0
Flash memory sector address register (low byte)	FMSECL	243	F3H	0	0	0	0	0	0	0	0
Battery level detector control register	BLDCON	244	F4H	_	_	0	0	0	0	0	0
Locations F5	H – FFH are no	ot mappe	ed.								

Table 8-3. S3C8275/C8278/C8274 Set 1, Bank 1 Register Values After RESET



POWER-DOWN MODES

STOP MODE

Stop mode is invoked by the instruction STOP (opcode 7FH). In Stop mode, the operation of the CPU and all peripherals is halted. That is, the on-chip main oscillator stops and the supply current is reduced to less than 3 μA. All system functions stop when the clock "freezes", but data stored in the internal register file is retained. Stop mode can be released in one of two ways: by a reset or by interrupts, for more details see Figure 7-7.

NOTE

Do not use stop mode if you are using an external clock source because X_{IN} or XT_{IN} input must be restricted internally to V_{SS} to reduce current leakage.

Using nRESET to Release Stop Mode

Stop mode is released when the nRESET signal is released and returns to high level: all system and peripheral control registers are reset to their default hardware values and the contents of all data registers are retained. A reset operation automatically selects a slow clock fxx/16 because CLKCON.3 and CLKCON.4 are cleared to '00B'. After the programmed oscillation stabilization interval has elapsed, the CPU starts the system initialization routine by fetching the program instruction stored in ROM location 0100H (and 0101H)

Using an External Interrupt to Release Stop Mode

External interrupts with an RC-delay noise filter circuit can be used to release Stop mode. Which interrupt you can use to release Stop mode in a given situation depends on the microcontroller's current internal operating mode. The external interrupts in the S3C8275/C8278/C8274 interrupt structure that can be used to release Stop mode are:

External interrupts P0.0–P0.2 (INT0–INT2) and P1.3–P1.7 (INT3–INT7)

Please note the following conditions for Stop mode release:

- If you release Stop mode using an external interrupt, the current values in system and peripheral control registers are unchanged except STPCON register.
- If you use an internal or external interrupt for Stop mode release, you can also program the duration of the
 oscillation stabilization interval. To do this, you must make the appropriate control and clock settings before
 entering Stop mode.
- When the Stop mode is released by external interrupt, the CLKCON.4 and CLKCON.3 bit-pair setting remains unchanged and the currently selected clock value is used.
- The external interrupt is serviced when the Stop mode release occurs. Following the IRET from the service
 routine, the instruction immediately following the one that initiated Stop mode is executed.

How to Enter into Stop Mode

Handling STPCON register then writing Stop instruction (keep the order).

LD STPCON, #10100101B STOP NOP NOP NOP



IDLE MODE

Idle mode is invoked by the instruction IDLE (opcode 6FH). In idle mode, CPU operations are halted while some peripherals remain active. During idle mode, the internal clock signal is gated away from the CPU, but all peripherals remain active. Port pins retain the mode (input or output) they had at the time idle mode was entered.

There are two ways to release idle mode:

- 1. Execute a reset. All system and peripheral control registers are reset to their default values and the contents of all data registers are retained. The reset automatically selects the slow clock fxx/16 because CLKCON.4 and CLKCON.3 are cleared to '00B'. If interrupts are masked, a reset is the only way to release idle mode.
- 2. Activate any enabled interrupt, causing idle mode to be released. When you use an interrupt to release idle mode, the CLKCON.4 and CLKCON.3 register values remain unchanged, and the currently selected clock value is used. The interrupt is then serviced. When the return-from-interrupt (IRET) occurs, the instruction immediately following the one that initiated idle mode is executed.





OVERVIEW

The S3C8275/C8278/C8274 microcontroller has seven bit-programmable I/O ports, P0-P6. Port 0-port 5 are 8-bit ports, port 6 is 4-bit. This gives a total of 52 I/O pins. Each port can be flexibly configured to meet application design requirements.

The CPU accesses ports by directly writing or reading port registers. No special I/O instructions are required. All ports of the S3C8275/C8278/C8274 can be configured to input or output mode. P2-P6 are shared with LCD signals.

Table 9-1 gives you a general overview of S3C8275/C8278/C8274 I/O port functions.

Port	Configuration Options
0	1-bit programmable I/O port. Schmitt trigger input or push-pull, open-drain output and software assignable pull-ups. Alternatively P0.0-P0.2 can be used as input for external interrupts INT and P0.3-P0.7 can be used as T1CLK, TAOUT, TBOUT, CLKOUT, and BUZ.
1	1-bit programmable I/O port. Schmitt trigger input or push-pull, open-drain output and software assignable pull-ups. Alternatively P1.3-P1.7 can be used as input for external interrupts INT and P1.0-P1.2 can be used as SCK, SO, and SI.
2	1-bit programmable I/O port. Input or push-pull, open-drain output and software assignable pull-ups. Alternatively P2 can be used as outputs for LCD segment signals.
3	1-bit programmable I/O port. Input or push-pull, open-drain output and software assignable pull-ups. Alternatively P3 can be used as outputs for LCD segment signals.
4	1-bit programmable I/O port. Input or push-pull output and software assignable pull-ups. Alternatively P4 can be used as outputs for LCD segment signals.
5	1-bit programmable I/O port. Input or push-pull output and software assignable pull-ups. Alternatively P5 can be used as outputs for LCD segment signals.
6	1-bit programmable I/O port. Input or push-pull output and software assignable pull-ups. Alternately P6.0-P6.3 can be used as outputs for LCD common signals.

Table 9-1. S3C8275/C8278/C8274 Port Configuration Overview



PORT DATA REGISTERS

Table 9-2 gives you an overview of the register locations of all seven S3C8275/C8278/C8274 I/O port data registers. Data registers for ports 0, 1, 2, 3, 4, 5, and 6 have the general format shown in Figure 9-1.

Register Name	Mnemonic	Decimal	Hex	Location	R/W
Port 0 data register	P0	240	F0H	Set 1, Bank 0	R/W
Port 1 data register	P1	241	F1H	Set 1, Bank 0	R/W
Port 2 data register	P2	242	F2H	Set 1, Bank 0	R/W
Port 3 data register	P3	243	F3H	Set 1, Bank 0	R/W
Port 4 data register	P4	244	F4H	Set 1, Bank 0	R/W
Port 5 data register	P5	245	F5H	Set 1, Bank 0	R/W
Port 6 data register	P6	246	F6H	Set 1, Bank 0	R/W

Table 9-2. Port Data Register Summary




Figure 9-1. S3C8275/C8278/C8274 I/O Port Data Register Format



Port 0 is an 8-bit I/O port with individually configurable pins. Port 0 pins are accessed directly by writing or reading the port 0 data register, P0 at location F0H in set 1, bank 0. P0.0-P0.7 can serve as inputs (with or without pull-up), as outputs (push-pull or open-drain) or you can be configured the following functions.

- Low-nibble pins (P0.0-P0.3): INT0-INT2, T1CLK
- High-nibble pins (P0.4-P0.7): TAOUT, TBOUT, CLKOUT, BUZ

Port 0 Control Registers (P0CONH, P0CONL)

Port 0 has two 8-bit control registers: P0CONH for P0.4-P0.7 and P0CONL for P0.0-P0.3. A reset clears the P0CONH and P0CONL registers to "00H", configuring P0.0-P0.2 pins to input mode with interrupt and P0.3-P0.7 pins to input mode. You use control registers setting to select input or output mode (push-pull or open-drain) and enable the alternative functions.

When programming this port, please remember that any alternative peripheral I/O function you configure using the port 0 control registers must also be enabled in the associated peripheral module.

Port 0 Pull-up Resistor Control Register (P0PUR)

Using the port 0 pull-up resistor control register, P0PUR (E6H, set 1, bank 0) you can configure pull-up resistors to individual port 0 pins.

Port 0 Interrupt Control Registers (EXTICONL.5-.0, EXTIPND.2-.0)

To process external interrupts at the port 0 pins, two additional control registers are provided: the external interrupt control register EXTICONL.5–.0 (F9H, set 1, bank 0) and the external interrupt pending register EXTIPND.2–.0 (F7H, set 1, bank 0)

The external interrupt pending register EXTIPND.2–.0 lets you check for interrupt pending conditions and clear the pending condition when the interrupt service routine has been initiated. The application program detects interrupt requests by polling the EXTIPND.2–.0 register at regular intervals.

When the interrupt enable bit of any port 0 pin is "1", a rising or falling edge at that pin will generate an interrupt request. The corresponding pending bit is then automatically set to "1" and the IRQ level goes low to signal the CPU that an interrupt request is waiting. When the CPU acknowledges the interrupt request, application software must the clear the pending condition by writing a "0" to the corresponding EXTIPND bit.






Figure 9-2. Port 0 High-Byte Control Register (P0CONH)




Figure 9-3. Port 0 Low-Byte Control Register (P0CONL)






Figure 9-4. Port 0 Pull-up Control Register (P0PUR)




Figure 9-5. External Interrupt Control Register, Low Byte (EXTICONL)






Figure 9-6. External Interrupt Pending Register (EXTIPND)



Port 1 is an 8-bit I/O port with individually configurable pins. Port 1 pins are accessed directly by writing or reading the port 1 data register, P1 at location F1H in set 1, bank 0. P1.0-P1.7 can serve as inputs (with or without pull-up), as outputs (push-pull or open-drain) or you can be configured the following functions.

- Low-nibble pins (P1.0-P1.3): SCK, SO, SI, INT3
- High-nibble pins (P1.4-P1.7): INT4-INT7

Port 1 Control Registers (P1CONH, P1CONL)

Port 1 has two 8-bit control registers: P1CONH for P1.4–P1.7 and P1CONL for P1.0–P1.3. A reset clears the P1CONH and P1CONL registers to "00H", configuring P1.3–P1.7 pins to input mode with interrupt and P1.0–P1.2 pins to input mode. You use control registers setting to select input or output mode (push-pull or open-drain) and enable the alternative functions.

When programming this port, please remember that any alternative peripheral I/O function you configure using the port 1 control registers must also be enabled in the associated peripheral module.

Port 1 Pull-up Resistor Control Register (P1PUR)

Using the port 1 pull-up resistor control register, P1PUR (E9H, set 1, bank 0), you can configure pull-up resistors to individual port 1 pins.

Port 1 Interrupt Control Registers (EXTICONH, EXTICONL.7-.6, EXTIPND.7-.3)

To process external interrupts at the port 1 pins, three additional control registers are provided: the external interrupt control registers EXTICONH/EXTICONL.7–.6 (F8H/F9H, set 1, bank 0) and the external interrupt pending register EXTIPND.7–.3 (F7H, set 1, bank 0).

The external interrupt pending register EXTIPND.7–.3 lets you check for interrupt pending conditions and clear the pending condition when the interrupt service routine has been initiated. The application program detects interrupt requests by polling the EXTIPND.7–.3 register at regular intervals.

When the interrupt enable bit of any port 1 pin is "1", a rising or falling edge at that pin will generate an interrupt request. The corresponding pending bit is then automatically set to "1" and the IRQ level goes low to signal the CPU that an interrupt request is waiting. When the CPU acknowledges the interrupt request, application software must the clear the pending condition by writing a "0" to the corresponding EXTIPND bit.






Figure 9-7. Port 1 High-Byte Control Register (P1CONH)




Figure 9-8. Port 1 Low-Byte Control Register (P1CONL)






Figure 9-9. Port 1 Pull-up Control Register (P1PUR)




Figure 9-10. External Interrupt Control Register, High Byte (EXTICONH)







Figure 9-11. External Interrupt Control Register, Low Byte (EXTICONL)







Port 2 is an 8-bit I/O port with individually configurable pins. Port 2 pins are accessed directly by writing or reading the port 2 data register, P2 at location F2H in set 1, Bank 0. P2.0-P2.7 can serve as inputs (with or without pull-up), as outputs (push-pull or open-drain) or you can be configured the following functions.

- Low-nibble pins (P2.0-P2.3): SEG31–SEG28, V_{BLDREF}
- High-nibble pins (P2.4-P2.7): SEG27-SEG24

Port 2 Control Registers (P2CONH, P2CONL)

Port 2 has two 8-bit control registers: P2CONH for P2.4-P2.7 and P2CONL for P2.0-P2.3. A reset clears the P2CONH and P2CONL registers to "00H", configuring all pins to input mode. You use control registers setting to select input or output mode (push-pull or open-drain) and enable the alternative functions.

When programming this port, please remember that any alternative peripheral I/O function you configure using the port 2 control registers must also be enabled in the associated peripheral module.

Port 2 Pull-up Resistor Control Register (P2PUR)

Using the port 2 pull-up resistor control register, P2PUR (ECH, set 1, bank 0), you can configure pull-up resistors to individual port 2 pins.




Figure 9-13. Port 2 High-byte Control Register (P2CONH)






Figure 9-14. Port 2 Low-byte Control Register (P2CONL)




Figure 9-15. Port 2 Pull-up Control Register (P2PUR)



Port 3 is an 8-bit I/O port with individually configurable pins. Port 3 pins are accessed directly by writing or reading the port 3 data register, P3 at location F3H in set 1, bank 0. P3.0-P3.7 can serve as inputs (with or without pull-up), as outputs (push-pull or open-drain) or you can be configured the following functions.

- Low-nibble pins (P3.0-P3.3): SEG23-SEG20
- High-nibble pins (P3.4-P3.7): SEG19-SEG16

Port 3 Control Registers (P3CONH, P3CONL)

Port 3 has two 8-bit control registers: P3CONH for P3.4-P3.7 and P3CONL for P3.0-P3.3. A reset clears the P3CONH and P3CONL registers to "00H", configuring all pins to input mode. You use control registers setting to select input or output mode (push-pull or open-drain) and enable the alternative functions.

When programming this port, please remember that any alternative peripheral I/O function you configure using the port 3 control registers must also be enabled in the associated peripheral module.

Port 3 Pull-up Resistor Control Register (P3PUR)

Using the port 3 pull-up resistor control register, P3PUR (EFH, set 1, bank 0), you can configure pull-up resistors to individually port 3 pins.




Figure 9-16. Port 3 High Byte Control Register (P3CONH)






Figure 9-17. Port 3 Low Byte Control Register (P3CONL)




Figure 9-18. Port 3 Pull-up Control Register (P3PUR)



Port 4 is an 8-bit I/O port with individually configurable pins. Port 4 pins are accessed directly by writing or reading the port 4 data register, P4 at location F4H in set 1, bank 0. P4.0-P4.7 can serve as inputs (with or without pull-up), as push-pull output or you can be configured the following functions.

- Low-nibble pins (P4.0-P4.3): SEG15-SEG12
- High-nibble pins (P4.4-P4.7): SEG11-SEG8

Port 4 Control Registers (P4CONH, P4CONL)

Port 4 has two 8-bit control registers: P4CONH for P4.4-P4.7 and P4CONL for P4.0-P4.3. A reset clears the P4CONH and P4CONL registers to "00H", configuring all pins to input mode. You use control registers setting to select input (with or without pull-up) or push-pull output mode and enable the alternative functions.

When programming this port, please remember that any alternative peripheral I/O function you configure using the port 4 control registers must also be enabled in the associated peripheral module.




Figure 9-19. Port 4 High-Byte Control Register (P4CONH)






Figure 9-20. Port 4 Low-Byte Control Register (P4CONL)



Port 5 is an 8-bit I/O port with individually configurable pins. Port 5 pins are accessed directly by writing or reading the port 5 data register, P5 at location F5H in set 1, bank 0. P5.0-P5.7 can serve as inputs (with or without pull-up), as push-pull output or you can be configured the following functions.

- Low-nibble pins (P5.0-P5.3): SEG7–SEG4
- High-nibble pins (P5.4-P5.7): SEG3–SEG0

Port 5 Control Registers (P5CONH, P5CONL)

Port 5 has two 8-bit control registers: P5CONH for P5.4-P5.7 and P5CONL for P5.0-P5.3. A reset clears the P5CONH and P5CONL registers to "00H", configuring all pins to input mode. You use control registers setting to select input (with or without pull-up) or push-pull output mode and enable the alternative functions.

When programming this port, please remember that any alternative peripheral I/O function you configure using the port 5 control registers must also be enabled in the associated peripheral module.




Figure 9-21. Port 5 High-Byte Control Register (P5CONH)






Figure 9-22. Port 5 Low-Byte Control Register (P5CONL)



Port 6 is a 4-bit I/O port with individually configurable pins. Port 6 pins are accessed directly by writing or reading the port 6 data register, P6 at location F6H in set 1, bank 0. P6.0-P6.3 can serve as inputs (with or without pull-up), as push-pull output or you can be configured the following functions.

- Low-nibble pins (P6.0-P6.3): COM0-COM3

Port 6 Control Register (P6CON)

Port 6 has an 8-bit control register: P6CON for P6.0-P6.3. A reset clears the P6CON register to "00H", configuring all pins to input mode. You use control register setting to select input (with or without pull-up) or push-pull output mode and enable the alternative functions.

When programming this port, please remember that any alternative peripheral I/O function you configure using the port 6 control register must also be enabled in the associated peripheral module.




Figure 9-23. Port 6 Control Register (P6CON)



10 BASIC TIMER

OVERVIEW

Basic timer (BT) can be used in two different ways:

- As a watchdog timer to provide an automatic reset mechanism in the event of a system malfunction.
- To signal the end of the required oscillation stabilization interval after a reset or a stop mode release.

The functional components of the basic timer block are:

- Clock frequency divider (fxx divided by 4096, 1024, 128, or 16) with multiplexer
- 8-bit basic timer counter, BTCNT (set 1, bank 0, FDH, read-only)
- Basic timer control register, BTCON (set 1, D3H, read/write)



BASIC TIMER CONTROL REGISTER (BTCON)

The basic timer control register, BTCON, is used to select the input clock frequency, to clear the basic timer counter and frequency dividers, and to enable or disable the watchdog timer function. It is located in set 1, address D3H, and is read/write addressable using Register addressing mode.

A reset clears BTCON to "00H". This enables the watchdog function and selects a basic timer clock frequency of fx/4096. To disable the watchdog function, you must write the signature code "1010B" to the basic timer register control bits BTCON.7–BTCON.4.

The 8-bit basic timer counter, BTCNT (set 1, bank 0, FDH), can be cleared at any time during normal operation by writing a "1" to BTCON.1. To clear the frequency dividers for all timers input clock, you write a "1" to BTCON.0.




Figure 10-1. Basic Timer Control Register (BTCON)



BASIC TIMER FUNCTION DESCRIPTION

Watchdog Timer Function

You can program the basic timer overflow signal (BTOVF) to generate a reset by setting BTCON.7–BTCON.4 to any value other than "1010B". (The "1010B" value disables the watchdog function.) A reset clears BTCON to "00H", automatically enabling the watchdog timer function. A reset also selects the CPU clock (as determined by the current CLKCON register setting), divided by 4096, as the BT clock.

A reset whenever a basic timer counter overflow occurs. During normal operation, the application program must prevent the overflow, and the accompanying reset operation, from occurring. To do this, the BTCNT value must be cleared (by writing a "1" to BTCON.1) at regular intervals.

If a system malfunction occurs due to circuit noise or some other error condition, the BT counter clear operation will not be executed and a basic timer overflow will occur, initiating a reset. In other words, during normal operation, the basic timer overflow loop (a bit 7 overflow of the 8-bit basic timer counter, BTCNT) is always broken by a BTCNT clear instruction. If a malfunction does occur, a reset is triggered automatically.

Oscillation Stabilization Interval Timer Function

You can also use the basic timer to program a specific oscillation stabilization interval following a reset or when stop mode has been released by an external interrupt.

In stop mode, whenever a reset or an internal and an external interrupt occurs, the oscillator starts. The BTCNT value then starts increasing at the rate of fxx/4096 (for reset), or at the rate of the preset clock source (for an internal and an external interrupt). When BTCNT.3 overflows, a signal is generated to indicate that the stabilization interval has elapsed and to gate the clock signal off to the CPU so that it can resume normal operation.

In summary, the following events occur when stop mode is released:

- 1. During stop mode, a power-on reset or an internal and an external interrupt occurs to trigger the stop mode release and oscillation starts.
- If a power-on reset occurred, the basic timer counter will increase at the rate of fxx/4096. If an internal and an
 external interrupt is used to release stop mode, the BTCNT value increases at the rate of the preset clock
 source.
- 3. Clock oscillation stabilization interval begins and continues until bit 3 of the basic timer counter overflows.
- 4. When a BTCNT.3 overflow occurs, normal CPU operation resumes.






Figure 10-2. Basic Timer Block Diagram



11 TIMER 1

ONE 16-BIT TIMER MODE (TIMER 1)

The 16-bit timer 1 is used in one 16-bit timer or two 8-bit timers mode. If TACON.7 is set to "1", timer 1 is used as a 16-bit timer. If TACON.7 is set to "0", timer 1 is used as two 8-bit timers.

- One 16-bit timer mode (Timer 1)
- Two 8-bit timers mode (Timer A and B)

OVERVIEW

The 16-bit timer 1 is a 16-bit general-purpose timer. Timer 1 has the interval timer mode by using the appropriate TACON setting.

Timer 1 has the following functional components:

- Clock frequency divider (fxx divided by 512, 256, 64, 8, or 1, fxt, and T1CLK: External clock) with multiplexer
- 16-bit counter (TACNT, TBCNT), 16-bit comparator, and 16-bit reference data register (TADATA, TBDATA)
- Timer 1 match interrupt (IRQ 0, vector F0H) generation
- Timer 1 control register, TACON (set 1, bank 1, E6H, read/write)

FUNCTION DESCRIPTION

Interval Timer Function

The timer 1 module can generate an interrupt, the timer 1 match interrupt (T1INT). T1INT belongs to the interrupt level IRQ 0, and is assigned a separate vector address, F0H.

The T1INT pending condition should be cleared by software after IRQ 0 is serviced. The T1INT pending bit must be cleared by the application sub-routine by writing a "0" to the TACON.0 pending bit.

In interval timer mode, a match signal is generated when the counter value is identical to the values written to the timer 1 reference data registers, TADATA and TBDATA. The match signal generates a timer 1 match interrupt and clears the counter.

If, for example, you write the value 32H and 10H to TADATA and TBDATA, respectively, and 8EH to TACON, the counter will increment until it reaches 3210H. At this point, the timer 1 interrupt request is generated, the counter value is reset, and counting resumes.



Timer 1 Control Register (TACON)

You use the timer 1 control register, TACON, to

- Enable the timer 1 operating (interval timer)
- Select the timer 1 input clock frequency
- Clear the timer 1 counter, TACNT and TBCNT
- Enable the timer 1 interrupt
- Clear timer 1 interrupt pending conditions

TACON is located in set 1, bank 1, at address E6H, and is read/write addressable using Register addressing mode.

A reset clears TACON to "00H". This sets timer 1 to disable interval timer mode, selects an input clock frequency of fxx/512, and disables timer 1 interrupt. You can clear the timer 1 counter at any time during the normal operation by writing a "1" to TACON.3.

To enable the timer 1 interrupt (IRQ 0, vector F0H), you must write TACON.7, TACON.2, and TACON.1 to "1". To generate the exact time interval, you should write TACON.3 and TACON.0 to "10B", which cleared counter and interrupt pending bit. When the T1INT sub-routine is serviced, the pending condition must be cleared by software by writing a "0" to the timer 1 interrupt pending bit, TACON.0.




Figure 11-1. Timer 1/A Control Register (TACON)






Figure 11-2. Timer 1 Block Diagram (One 16-bit Mode)



TWO 8-BIT TIMERS MODE (TIMER A and B)

OVERVIEW

The 8-bit timer A and B are the 8-bit general-purpose timers. Timer A and B have the interval timer mode by using the appropriate TACON and TBCON setting, respectively.

Timer A and B have the following functional components:

- Clock frequency divider with multiplexer
 - fxx divided by 512, 256, 64, 8 or 1, fxt, and T1CLK (External clock) for timer A
 - fxx divided by 512, 256, 64 or 8 and fxt for timer B
- 8-bit counter (TACNT, TBCNT), 8-bit comparator, and 8-bit reference data register (TADATA, TBDATA)
- Timer A have I/O pin for match output (TAOUT)
- Timer A match interrupt (IRQ 0, vector F0H) generation
- Timer A control register, TACON (set 1, bank 1, E6H, read/write)
- Timer B have I/O pin for match output (TBOUT)
- Timer B match interrupt (IRQ 0, vector F2H) generation
- Timer B control register, TBCON (set 1, bank 1, E7H, read/write)

FUNCTION DESCRIPTION

Interval Timer Function

The timer A and B module can generate an interrupt: the timer A match interrupt (TAINT) and the timer B match interrupt (TBINT). TAINT belongs to the interrupt level IRQ 0, and is assigned a separate vector address, F0H. TBINT belongs to the interrupt level IRQ 0 and is assigned a separate vector address, F2H.

The TAINT and TBINT pending condition should be cleared by software after they are serviced.

In interval timer mode, a match signal is generated when the counter value is identical to the values written to the TA or TB reference data registers, TADATA and TBDATA. The match signal generates corresponding match interrupt (TAINT, vector F0H; TBINT, vector F2H) and clears the counter.

If, for example, you write the value 10H to TBDATA, "0" to TACON.7, and 0EH to TBCON, the counter will increment until it reaches 10H. At this point, the TB interrupt request is generated, the counter value is reset, and counting resumes.

Timer A and B Control Register (TACON, TBCON)

You use the timer A and B control register, TACON and TBCON, to

- Enable the timer A (interval timer mode) and B operating (interval timer mode)
- Select the timer A and B input clock frequency
- Clear the timer A and B counter, TACNT and TBCNT
- Enable the timer A and B interrupts
- Clear timer A and B interrupt pending conditions



TACON and TBCON are located in set 1, bank 1, at address E6H and E7H, and is read/write addressable using Register addressing mode.

A reset clears TACON to "00H". This sets timer A to disable interval timer mode, selects an input clock frequency of fxx/512, and disables timer A interrupt. You can clear the timer A counter at any time during normal operation by writing a "1" to TACON.3.

A reset clears TBCON to "00H". This sets timer B to disable interval timer mode, selects an input clock frequency of fxx/512, and disables timer B interrupt. You can clear the timer B counter at any time during normal operation by writing a "1" to TBCON.3.

To enable the timer A interrupt (TAINT) and timer B interrupt (TBINT), you must write TACON.7 to "0", TACON.2 (TBCON.2) and TACON.1 (TBCON.1) to "1". To generate the exact time interval, you should write TACON.3 (TBCON.3) and TACON.0 (TBCON.0), which cleared counter and interrupt pending bit. When the TAINT and TBINT sub-routine has been serviced, the pending condition must be cleared by software by writing a "0" to the timer A and B interrupt pending bits, TACON.0 or TBCON.0.




Figure 11-3. Timer 1/A Control Register (TACON)






Figure 11-4. Timer B Control Register (TBCON)






Figure 11-5. Timer A Block Diagram (Two 8-bit Timers Mode)






Figure 11-6. Timer B Block Diagram (Two 8-bit Timers Mode)



11-8

12 WATCH TIMER

OVERVIEW

Watch timer functions include real-time and watch-time measurement and interval timing for the system clock. To start watch timer operation, set bit 1 of the watch timer control register, WTCON.1 to "1". And if you want to service watch timer overflow interrupt (IRQ 2, vector F6H), then set the WTCON.6 to "1". The watch timer overflow interrupt pending condition (WTCON.0) must be cleared by software in the application's interrupt service routine by means of writing a "0" to the WTCON.0 interrupt pending bit. After the watch timer starts and elapses a time, the watch timer interrupt pending bit (WTCON.0) is automatically set to "1", and interrupt requests commence in 3.91ms, 0.25, 0.5 and 1-second intervals by setting Watch timer speed selection bits (WTCON.3 – .2).

The watch timer can generate a steady 0.5 kHz, 1 kHz, 2 kHz, or 4 kHz signal to BUZ output pin for Buzzer. By setting WTCON.3 and WTCON.2 to "11b", the watch timer will function in high-speed mode, generating an interrupt every 3.91 ms. High-speed mode is useful for timing events for program debugging sequences.

Also, you can select watch timer clock source by setting the WTCON.7 appropriately value.

The watch timer supplies the clock frequency for the LCD controller (f_{LCD}). Therefore, if the watch timer is disabled, the LCD controller does not operate.

Watch timer has the following functional components:

- Real Time and Watch-Time Measurement
- Using a Main or Sub Clock Source (Main clock divided by 2⁷(fx/128) or Sub clock(fxt))
- Clock Source Generation for LCD Controller (f_{LCD})
- I/O pin for Buzzer Output Frequency Generator (P0.7, BUZ)
- Timing Tests in High-Speed Mode
- Watch timer overflow interrupt (IRQ 2, vector F6H) generation
- Watch timer control register, WTCON (set 1, bank 1, E1H, read/write)



WATCH TIMER CONTROL REGISTER (WTCON)

The watch timer control register, WTCON is used to select the input clock source, the watch timer interrupt time and Buzzer signal, to enable or disable the watch timer function. It is located in set 1, bank 1 at address E1H, and is read/write addressable using Register addressing mode.

A reset clears WTCON to "00H". This disable the watch timer and select fx/128 as the watch timer clock. So, if you want to use the watch timer, you must write appropriate value to WTCON.




Figure 12-1. Watch Timer Control Register (WTCON)



WATCH TIMER CIRCUIT DIASGRAM




Figure 12-2. Watch Timer Circuit Diagram



13 LCD CONTROLLER/DRIVER

OVERVIEW

The S3C8275/C8278/C8274 microcontroller can directly drive an up-to-128-dot (32 segments x 4 commons) LCD panel. Its LCD block has the following components:

- LCD controller/driver
- Display RAM (00H-0FH of page 2) for storing display data
- 32 segment output pins (SEG0–SEG31)
- 4 common output pins (COM0–COM3)
- Three LCD operating power supply pins (V_{LC0}–V_{LC2})
- LCD bias by Internal/External register

The LCD control register, LCON, is used to turn the LCD display on or off, to select LCD clock frequency, to select bias and duty, and switch the current to the dividing resistor for the LCD display. Data written to the LCD display RAM can be automatically transferred to the segment signal pins without program control.

When a sub clock is selected as the LCD clock source, the LCD display is enabled even in main clock stop or idle mode.




Figure 13-1. LCD Function Diagram



LCD CONTROLLER/DRIVER

LCD CIRCUIT DIAGRAM




Figure 13-2. LCD Circuit Diagram



LCD RAM ADDRESS AREA

RAM addresses of page 2 are used as LCD data memory. When the bit value of a display segment is "1", the LCD display is turned on; when the bit value is "0", the display is turned off.

Display RAM data are sent out through segment pins SEG0–SEG31 using a direct memory access (DMA) method that is synchronized with the f_{LCD} signal. RAM addresses in this location that are not used for LCD display can be allocated to general-purpose use.




Figure 13-3. LCD Display Data RAM Organization

LCDCK Frequency (f _{LCD})	Static	1/2 Duty	1/3 Duty	1/4 Duty
64 Hz	64	32	21	16
128 Hz	128	64	43	32
256Hz	256	128	85	64
512 Hz	512	256	171	128

Table 13-1. LCD Clock Signal Frame Frequency



LCD CONTROL REGISTER (LCON)

A LCON is located in set 1, bank 1, at address E0H, and is read/write addressable using Register addressing mode. It has the following control functions.

- LCD duty and bias selection
- LCD clock selection
- LCD display control
- Internal/External LCD dividing resistors selection

The LCON register is used to turn the LCD display on/off, to select duty and bias, to select LCD clock and control the flow of the current to the dividing in the LCD circuit. Following a RESET, all LCON values are cleared to "0". This turns off the LCD display, select 1/4 duty and 1/3 bias, select 64Hz for LCD clock, and Enable internal LCD dividing resistors.

The LCD clock signal determines the frequency of COM signal scanning of each segment output. This is also referred as the LCD frame frequency. Since the LCD clock is generated by watch timer clock (fw). The watch timer should be enabled when the LCD display is turned on.




Figure 13-4. LCD Control Register (LCON)



LCD VOLTAGE DIVIDING RESISTOR




Figure 13-5. Internal Voltage Dividing Resistor Connection



COMMON (COM) SIGNALS

The common signal output pin selection (COM pin selection) varies according to the selected duty cycle.

- In 1/4 duty mode, COM0-COM3 pins are selected
- In 1/3 duty mode, COM0-COM2 pins are selected
- In 1/2 duty mode, COM0-COM1 pins are selected

SEGMENT (SEG) SIGNALS

The 32 LCD segment signal pins are connected to corresponding display RAM locations at page 2. Bits of the display RAM are synchronized with the common signal output pins.

When the bit value of a display RAM location is "1", a select signal is sent to the corresponding segment pin. When the display bit is "0", a 'no-select' signal to the corresponding segment pin.




Figure 13-6. Select/No-Select Signals in Static Display Mode






Figure 13-7. Select/No-Select Signal in 1/2 Duty, 1/2 Bias Display Mode




Figure 13-8. Select/No-Select Signal in 1/3 Duty, 1/3 Bias Display Mode






Figure 13-9. LCD Signals and Wave Forms Example in 1/4 Duty, 1/3 Bias Display Mode



14 SERIAL I/O INTERFACE

OVERVIEW

Serial I/O modules, SIO can interface with various types of external device that require serial data transfer. The components of SIO function block are:

- 8-bit control register (SIOCON)
- Clock selector logic
- 8-bit data buffer (SIODATA)
- 8-bit prescaler (SIOPS)
- 3-bit serial clock counter
- Serial data I/O pins (SI, SO)
- Serial clock input/output pin (SCK)

The SIO module can transmit or receive 8-bit serial data at a frequency determined by its corresponding control register settings. To ensure flexible data transmission rates, you can select an internal or external clock source.

PROGRAMMING PROCEDURE

To program the SIO module, follow these basic steps:

- 1. Configure the I/O pins at port (SCK/SI/SO) by loading the appropriate value to the P1CONL register if necessary.
- 2. Load an 8-bit value to the SIOCON control register to properly configure the serial I/O module. In this operation, SIOCON.2 must be set to "1" to enable the data shifter.
- 3. For interrupt generation, set the serial I/O interrupt enable bit (SIOCON) to "1".
- 4. When you transmit data to the serial buffer, write data to SIODATA and set SIOCON.3 to 1, the shift operation starts.
- 5. When the shift operation (transmit/receive) is completed, the SIO pending bit (SIOCON.0) are set to "1" and SIO interrupt request is generated.



SIO CONTROL REGISTERS (SIOCON)

The control register for serial I/O interface module, SIOCON, is located at E1H in set 1, bank 0. It has the control setting for SIO module.

- Clock source selection (internal or external) for shift clock
- Interrupt enable
- Edge selection for shift operation
- Clear 3-bit counter and start shift operation
- Shift operation (transmit) enable
- Mode selection (transmit/receive or receive-only)
- Data direction selection (MSB first or LSB first)

A reset clears the SIOCON value to "00H". This configures the corresponding module with an internal clock source at the SCK, selects receive-only operating mode, and clears the 3-bit counter. The data shift operation and the interrupt are disabled. The selected data direction is MSB-first.




Figure 14-1. Serial I/O Module Control Register (SIOCON)



S3C8275/F8275/C8278/F8278/C8274/F8274

SIO PRE-SCALER REGISTER (SIOPS)

The prescaler register for serial I/O interface module, SIOPS, is located at E3H in set 1, bank 0. The value stored in the SIO pre-scaler register, SIOPS, lets you determine the SIO clock rate (baud rate) as follows:

Baud rate = Input clock (fxx/4)/(Prescaler value + 1), or SCK input clock.




Figure 14-2. SIO Prescaler Register (SIOPS)

SIO BLOCK DIAGRAM




Figure 14-3. SIO Functional Block Diagram



SERIAL I/O TIMING DIAGRAM (SIO)




Figure 14-4. Serial I/O Timing in Transmit/Receive Mode (Tx at falling, SIOCON.4 = 0)




Figure 14-5. Serial I/O Timing in Transmit/Receive Mode (Tx at rising, SIOCON.4 = 1)



15 BATTERY LEVEL DETECTOR

OVERVIEW

The S3C8275/C8278/C8274 micro-controller has a built-in BLD (Battery Level Detector) circuit which allows detection of power voltage drop or external input level through software. Turning the BLD operation on and off can be controlled by software. Because the IC consumes a large amount of current during BLD operation. It is recommended that the BLD operation should be kept OFF unless it is necessary. Also the BLD criteria voltage can be set by the software. The criteria voltage can be set by matching to one of the 3 kinds of voltage below that can be used.

2.2 V, 2.4 V or 2.8 V (V_{DD} reference voltage), or external input level (External reference voltage)

The BLD block works only when BLDCON.3 is set. If V_{DD} level is lower than the reference voltage selected with BLDCON.2–.0, BLDCON.4 will be set. If V_{DD} level is higher, BLDCON.4 will be cleared. When users need to minimize current consumption, do not operate the BLD block.





Figure 15-1. Block Diagram for Voltage Level Detect



BATTERY LEVEL DETECTOR CONTROL REGISTER (BLDCON)

The bit 3 of BLDCON controls to run or disable the operation of Battery Level Detector. Basically this V_{BLD} is set as 2.2V by system reset and it can be changed in 3 kinds voltages by selecting Battery Level Detector Control Register (BLDCON). When you write 3-bit data value to BLDCON, an established resistor string is selected and the V_{BLD} is fixed in accordance with this resistor. Table 15-1 shows specific V_{BLD} of 3 levels.





BLDCON .20	V _{BLD}
0 0 0	2.2 V
1 0 1	2.4 V
0 1 1	2.8 V
Other values	Not available



16 EMBEDDED FLASH MEMORY INTERFACE

OVERVIEW

This chapter is only for the S3F8275. The S3F8275 has an on-chip full-flash memory internally instead of masked ROM. The flash memory is accessed by "LDC" instruction and the type of sector erase and a byte programmable flash, a user can program the data in the flash memory area any time you want. The S3F8275's embedded 16K-byte memory has two operating features:

- User program mode: S3F8275 only
- Tool program mode: Refer to the chapter 19. S3F8275/F8278/F8274 FLASH MCU.



USER PROGRAM MODE

This mode supports sector erase, byte programming, byte read and one protection mode (Hard lock protection). The read protection mode is available only in Tool Program mode. So in order to make a chip into read protection, you need to select a read protection option when you program an initial your code to a chip by using Tool Program mode by using a programming tool.

The S3F8275 has the pumping circuit internally. Therefore, 12.5V into VPP (test) pin is not needed. To program a flash memory in this mode several control registers will be used. There are four kind functions – programming, reading, sector erase, hard lock protection.

FLASH MEMORY CONTROL REGISTERS (USER PROGRAM MODE)

Flash Memory Control Register

FMCON register is available only in user program mode to select the Flash Memory operation mode; sector erase, byte programming, and to make the flash memory into a hard lock protection.




Figure 16-1. Flash Memory Control Register (FMCON)

The bit 0 of FMCON register (FMCON.0) is a start bit for Erase and Hard Lock operation mode. Therefore, operation of Erase and Hard Lock mode is activated when you set FMCON.0 to "1". Also you should wait a time of Erase (Sector erase) or Hard lock to complete it's operation before a byte programming or a byte read of same sector area by using "LDC" instruction. When you read or program a byte data from or into flash memory, this bit is not needed to manipulate.

The sector erase status bit is read only. If an interrupt is requested during the operation of "Sector erase", the operation of "Sector Erase" is discontinued, and the interrupt is served by CPU. Therefore, the sector erase status bit should be checked after executing "Sector Erase". The "Sector Erase" operation is success if the bit is logic "0", and is failure if the bit is logic "1".

NOTE: When the ID code, "A5H", is written to the FMUSR register. A mode of sector erase, user program, and hard lock may be executed unfortunately. So, It should be careful of the above situation.



Flash Memory User Programming Enable Register

The FMUSR register is used for a safety operation of the flash memory. This register will protect undesired erase or program operation from malfunctioning of CPU caused by an electrical noise. After reset, the user-programming mode is disabled, because the value of FMUSR is "0000000B" by reset operation. If necessary to operate the flash memory, you can use the user programming mode by setting the value of FMUSR to "10100101B". The other value of "10100101b", user program mode is disabled.




Figure 16-2. Flash Memory User Programming Enable Register (FMUSR)



Flash Memory Sector Address Registers

There are two sector address registers for addressing a sector to be erased. The FMSECL (Flash Memory Sector Address Register Low Byte) indicates the low byte of sector address and FMSECH (Flash Memory Sector Address Register High Byte) indicates the high byte of sector address.

The FMSECH is needed for S3F8275 because it has 128 sectors, respectively. One sector consist of 128-bytes. Each sector's address starts XX00H or XX80H, that is, a base address of sector is XX00H or XX80H. So FMSECL register 6-0 don't mean whether the value is '1' or '0'. We recommend that the simplest way is to load sector base address into FMSECH and FMSECL register.

When programming the flash memory, you should write data after loading sector base address located in the target address to write data into FMSECH and FMSECL register. If the next operation is also to write data, you should check whether next address is located in the same sector or not. It case of other sectors, you must load sector address to FMSECH and FMSECL register according to the sector.




Figure 16-3. Flash Memory Sector Address Register, High Byte (FMSECH)




Figure 16-4. Flash Memory Sector Address Register, Low Byte (FMSECL)



ISP™ (ON-BOARD PROGRAMMING) SECTOR

ISPTM sectors located in program memory area can store on board program software (boot program code for upgrading application code by interfacing with I/O pin). The ISPTM sectors can not be erased or programmed by LDC instruction for the safety of On Board Program software.

The ISP sectors are available only when the ISP enable/disable bit is set 0, that is, enable ISP at the Smart Option. If you don't like to use ISP sector, this area can be used as a normal program memory (can be erased or programmed by LDC instruction) by setting ISP disable bit ("1") at the Smart Option. Even if ISP sector is selected, ISP sector can be erased or programmed in the Tool Program mode, by Serial programming tools. The size of ISP sector can be varied by settings of Smart Option. You can choose appropriate ISP sector size according to the size of On Board Program software.




Figure 16-5. Program Memory Address Space



Smart Option(003EH) ISP Size Selection Bit		Area of ISP Sector	ISP Sector Size	
Bit 2	Bit 1	Bit 0		
1	х	x	-	0
0	0	0	100H – 1FFH (256 byte)	256 Bytes
0	0	1	100H – 2FFH (512 byte)	512 Bytes
0	1	0	100H – 4FFH (1024 byte)	1024 Bytes
0	1	1	100H – 8FFH (2048 byte)	2048 Bytes

Table 16-1. ISP Sector Size

NOTE: The area of the ISP sector selected by Smart Option bit (003EH.2 – 003EH.0) can not be erased and programmed by LDC instruction in user program mode.

ISP Reset Vector and ISP Sector Size

If you use ISP sectors by setting the ISP enable/disable bit to "0" and the Reset Vector Selection bit to "0" at the Smart Option, you can choose the reset vector address of CPU as shown in Table 16-3 by setting the ISP Reset Vector Address Selection bits.

Smart Option (003EH) ISP Reset Vector Address Selection Bit		Reset Vector Address After POR	Usable Area for ISP Sector	ISP Sector Size	
Bit 7	Bit 6	Bit 5			
1	х	х	0100H	-	_
0	0	0	0200H	100H – 1FFH	256 Bytes
0	0	1	0300H	100H – 2FFH	512 Bytes
0	1	0	0500H	100H – 4FFH	1024 Bytes
0	1	1	0900H	100H – 8FFH	2048 Bytes

Table 16-2. Reset Vector Address

NOTE: The selection of the ISP reset vector address by smart option (003EH.7 – 003EH.5) is not dependent of the selection of ISP sector size by smart option (003EH.2 – 003EH.0).



SECTOR ERASE

User can erase a flash memory partially by using sector erase function only in User Program Mode. The only unit of flash memory to be erased and programmed in User Program Mode is called sector.

The program memory of S3F8275 is divided into 128 sectors for unit of erase and programming. Every sector has all 128-byte sizes of program memory areas. So each sector should be erased first to program a new data (byte) into a sector. Minimum 10ms delay time for erase is required after setting sector address and triggering erase start bit (FMCON.0). Sector Erase is not supported in Tool Program Modes (MDS mode tool or Programming tool).




Figure 16-6. Sector Configurations in User Program Mode



The Sector Erase Procedure in User Program Mode

- 1. Set Flash Memory User Programming Enable Register (FMUSR) to "10100101B".
- 2. Set Flash Memory Sector Address Register (FMSECH/FMSECL).
- 3. Set Flash Memory Control Register (FMCON) to "10100001B".
- 4. Set Flash Memory User Programming Enable Register (FMUSR) to "00000000B"
- 5. Check the "sector erase status bit" whether "sector erase" is success or not.

PROGRAMMING TIP — Sector Erase

•

	•		
	SB1		
reErase:	LD	FMUSR,#0A5H	; User program mode enable
	LD	FMSECH,#10H	
	LD	FMSECL,#00H	; Set sector address (1000H – 107FH)
	LD	FMCON,#10100001B	; Start sector erase
	NOP		; Dummy instruction, this instruction must be needed
	NOP		; Dummy instruction, this instruction must be needed
	LD	FMUSR,#0	; User program mode disable
	TM	FMCON,#00001000B	; Check "sector erase status bit"
	JR	NZ,reErase	; Jump to reErase if fail



PROGRAMMING

A flash memory is programmed in one byte unit after sector erase. And for programming safety's sake, must set FMSECH and FMSECL to flash memory sector value. The write operation of programming starts by 'LDC' instruction. You can write until 128byte, because this flash sector's limit is 128byte. So if you written 128byte, must reset FMSECH and FMSECL.

The Program Procedure in User Program Mode

- 1. Must erase sector before programming.
- 2. Set Flash Memory User Programming Enable Register (FMUSR) to "10100101B".
- 3. Set Flash Memory Control Register (FMCON) to "01010000B".
- 4. Set Flash Memory Sector Register (FMSECH, FMSECL) to sector value of write address.
- 5. Load a transmission data into a working register.
- 6. Load a flash memory upper address into upper register of pair working register.
- 7. Load a flash memory lower address into lower register of pair working register.
- 8. Load transmission data to flash memory location area on 'LDC' instruction by indirectly addressing mode.
- 9. Set Flash Memory User Programming Enable Register (FMUSR) to "00000000B".

PROGRAMMING TIP — Program

•		
SB1		
LD	FMSECH,#17H	
LD	FMSECL,#80H	; Set sector address (1780H–17FFH)
LD	R2,#17H	; Set a ROM address in the same sector 1780H–17FFH
LD	R3,#84H	
LD	R4,#78H	; Temporary data
LD	FMUSR,#0A5H	; User program mode enable
LD	FMCON,#01010000B	; Start program
LDC	@RR2,R4	; Write the data to a address of same sector (1784H)
NOP		; Dummy instruction, this instruction must be needed
LD	FMUSR,#0	; User program mode disable



READING

The read operation of programming starts by 'LDC' instruction.

The Program Procedure in User Program Mode

- 1. Load a flash memory upper address into upper register of pair working register.
- 2. Load a flash memory lower address into lower register of pair working register.
- 3. Load receive data from flash memory location area on 'LDC' instruction by indirectly addressing mode.

PROGRAMMING TIP — Reading

	•		
	•		
	LD	R2,#3H	; Load flash memory upper address ; To upper of pair working register
	LD	R3,#0	; Load flash memory lower address ; To lower pair working register
LOOP:	LDC	R0,@RR2	; Read data from flash memory location ; (Between 300H and 3FFH)
	INC	R3	
	CP	R3,#0H	
	JP	NZ,LOOP	
	•		
	•		
	•		
	-		



HARD LOCK PROTECTION

User can set Hard Lock Protection by write '0110' in FMCON.7-.4. If this function is enabled, the user cannot write or erase the data in a flash memory area. This protection can be released by the chip erase execution (in the tool program mode).

In terms of user program mode, the procedure of setting Hard Lock Protection is following that. Whereas in tool mode the manufacturer of serial tool writer could support Hardware Protection. Please refer to the manual of serial program writer tool provided by the manufacturer.

The Program Procedure in User Program Mode

- 1. Set Flash Memory User Programming Enable Register (FMUSR) to "10100101B".
- 2. Set Flash Memory Control Register (FMCON) to "01100001B".
- 3. Set Flash Memory User Programming Enable Register (FMUSR) to "00000000B".

PROGRAMMING TIP — Hard Lock Protection

• • SB1 LD FMUSR,#0A5H ; User program mode enable LD FMCON,#01100001B ; Hard Lock mode set & start NOP ; Dummy instruction, this instruction must be needed LD FMUSR,#0 ; User program mode disable



17 ELECTRICAL DATA

OVERVIEW

In this chapter, S3C8275/C8278/C8274 electrical characteristics are presented in tables and graphs. The information is arranged in the following order:

- Absolute maximum ratings
- D.C. electrical characteristics
- Data retention supply voltage in Stop mode
- Stop mode release timing when initiated by an external interrupt
- Stop mode release timing when initiated by a RESET
- I/O capacitance
- A.C. electrical characteristics
- Input timing for external interrupts
- Input timing for RESET
- Serial data transfer timing
- BLD electrical characteristics
- LVR electrical characteristics
- Oscillation characteristics
- Oscillation stabilization time
- Operating voltage range
- A.C. electrical characteristics for Internal flash ROM



Table 17-1. Absolute	Maximum	Ratings
----------------------	---------	---------

 $(T_A = 25 °C)$

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	V _{DD}	-	– 0.3 to + 4.6	V
Input voltage	VI	Ports 0–6	– 0.3 to V _{DD} + 0.3	V
Output voltage	V _O	-	-0.3 to V _{DD} + 0.3	V
Output current High	I _{OH}	One I/O pin active	- 15	mA
		All I/O pins active	- 60	
Output current Low	I _{OL}	One I/O pin active	+ 30 (Peak value)	mA
		Total pin current for ports	+ 100 (Peak value)	
Operating temperature	Τ _Α	_	– 25 to + 85	°C
Storage temperature	T _{STG}	_	– 65 to + 150	°C

Table 17-2. D.C. Electrical Characteristics

$(T_A = -25 \degree C \text{ to } + 85 \degree C, V_{DD} = 2.0 \text{ V} \text{ to } 3.6 \text{ V})$

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Operating voltage	V _{DD}	fx = 0.4 - 4.2MHz, $fxt = 32.8kHz$	2.0	-	3.6	V
		fx = 0.4 - 8.0MHz	2.5	-	3.6	
Input high voltage	V _{IH1}	All input pins except for V_{IH2} , V_{IH3}	0.7 V _{DD}	-	V _{DD}	V
	V _{IH2}	Ports 0-1, nRESET	0.8 V _{DD}		V _{DD}	
	V _{IH3}	X_{IN} , X_{OUT} and XT_{IN} , XT_{OUT}	V _{DD} -0.1		V _{DD}	
Input low voltage	V _{IL1}	All input pins except for V_{IL2} , V_{IL3}	-	-	0.3 V _{DD}	V
	V _{IL2}	Ports 0-1, nRESET	-	-	0.2 V _{DD}	
	V _{IL3}	X _{IN} , X _{OUT} , XT _{IN} , XT _{OUT}	-	-	0.1	
Output high voltage	V _{OH}	$V_{DD} = 2.7$ to 3.6 V; All output ports; $I_{OH} = -1$ mA	V _{DD} -1.0	_	_	V
Output low voltage	V _{OL1}	V _{DD} = 2.7 to 3.6 V I _{OL} = 15mA Ports 0-1	-	_	1.0	V
	V _{OL2}	V_{DD} = 2.7 to 3.6 V I _{OL} = 10mA All output ports except for V _{OL1}	-	-	1.0	V
Input high leakage current	I _{LIH1}	V _I = V _{DD} All input pins except for I _{LIH2}	-	_	3	μA
	I _{LIH2}	V _I = V _{DD} X _{IN} , X _{OUT} , XT _{IN} , XT _{OUT}			20	



(T _A =	– 25°C	to	+ 85°C, V _{DD}	=	2.0 V	to	3.6 V)	
-------------------	--------	----	-------------------------	---	-------	----	--------	--

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Input low leakage current	I _{LIL1}	V _I = 0 V; All input pins except nRESET, I _{LIL2}	-	_	-3	μA
	I _{LIL2}	V _I = 0 V; X _{IN} , X _{OUT} , XT _{IN} , XT _{OUT}			-20	
Output high leakage current	I _{LOH}	V _O = V _{DD} All output pins	-	-	3	
Output low leakage current	ILOL	V _O = 0 V All output pins	-	_	-3	
Pull-up resistors	R _{L1}	$V_I = 0 V; V_{DD} = 3V, T_A = 25^{\circ}C$ Ports 0–6	40	70	100	kΩ
	R _{L2}	$V_I = 0 V; V_{DD} = 3V, T_A = 25^{\circ}C$ nRESET	220	360	500	
Oscillator feed back resistors	R _{OSC1}	$V_{DD} = 3 \text{ V}, \text{ T}_{A} = 25 \text{ °C}$ $X_{IN} = V_{DD}, X_{OUT} = 0 \text{ V}$	600	1700	3000	kΩ
	R _{OSC2}	$V_{DD} = 3 \text{ V}, \text{ T}_{A} = 25 \text{ °C}$ $XT_{IN} = V_{DD}, XT_{OUT} = 0 \text{ V}$	2000	4000	8000	
LCD voltage dividing resistor	R _{LCD}	$T_A = 25 \ ^{\circ}C$	60	110	160	kΩ
│V _{LCD} -COMi│ voltage drop (i = 0-3)	V _{DC}	– 15 μ A per common pin	-	_	120	mV
$ V_{LCD}-SEGx $ voltage drop (x = 0-31)	V _{DS}	– 15 μA per common pin	-	-	120	
Middle output voltage ⁽¹⁾	V _{LC1}	$V_{DD} = 2.7$ V to 3.6 V, 1/3 bias LCD clock = 0Hz, $V_{LC0} = V_{DD}$	2/3V _{DD} -0.2	2/3V _{DD}	2/3V _{DD} + 0.2	V
	V _{LC2}		1/3V _{DD} -0.2	1/3V _{DD}	1/3V _{DD} + 0.2	

NOTE: It is middle output voltage when the $\rm V_{\rm LC0}$ pin is opened.



(T _A	=	– 25°C	to	+ 85°C, V _{DD}	=	2.0 V	to	3.6 V)	
-----------------	---	--------	----	-------------------------	---	-------	----	--------	--

Parameter	Symbol	Conditio	ns	Min	Тур	Max	Unit
Supply current ⁽¹⁾	I _{DD1} ⁽²⁾	Run mode: V_{DD} = 3.3 V ± 0.3 V	8.0 MHz	-	3.0	6.0	mA
		Crystal oscillator C1 = C2 = 22pF	4.0 MHz		1.5	3.0	
	I _{DD2} ⁽²⁾	Idle mode: V_{DD} = 3.3 V ± 0.3 V	8.0 MHz		0.5	1.6	
		Crystal oscillator C1 = C2 = 22pF	4.0 MHz		0.4	1.2	
	I _{DD3} ⁽³⁾	32 kHz crystal oscillator	Run mode: V_{DD} = 3.3 V ± 0.3 V, 32 kHz crystal oscillator T_A = 25 °C, OSCCON.7=1			25.0	μΑ
	I _{DD4} ⁽³⁾	Idle mode: $V_{DD} = 3.3 \text{ V} \pm 32 \text{ kHz crystal oscillator}$ $T_A = 25 \text{ °C, OSCCON.7=}$			2.0	4.0	
	I _{DD5} ⁽⁴⁾	Stop mode; V _{DD} = 3.3 V ± 0.3 V	$T_A = 25 \degree C$ $T_A = -25 \degree C \sim$		0.2	2.0	
		VDD- 0.0 V ± 0.0 V	T _A = −25 °C ~ +85 °C		_	10	

NOTES:

1. Supply current does not include current drawn through internal pull-up resistors, LCD voltage dividing resistors, the LVR block, and external output current loads.

- 2. I_{DD1} and I_{DD2} include power consumption for sub clock oscillation.
- 3. I_{DD3} and I_{DD4} are current when main clock oscillation stops and the sub clock is used (OSCCON.7=1).
- 4. I_{DD5} is current when main clock and sub clock oscillation stops.
- 5. Every values in this table is measured when bits 4-3 of the system clock control register (CLKCON.4-.3) is set to 11B.



Table 17-3. Data Retention Supply Voltage in Stop Mode

(T _A =	– 25 °C	to	+ 85	°C)
-------------------	---------	----	------	-----

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Data retention supply voltage	V _{DDDR}	-	2.0	-	3.6	V
Data retention supply current	I _{DDDR}	Stop mode, $T_A = 25 \degree C$ V _{DDDR} = 2.0 V Disable LVR block	-	_	1	μA




Figure 17-1. Stop Mode Release Timing When Initiated by an External Interrupt






Figure 17-2. Stop Mode Release Timing When Initiated by a RESET

Table 17-4. Input/Output Ca	apacitance
-----------------------------	------------

 $(T_A = -25 \degree C \sim + 85 \degree C, V_{DD} = 0 V)$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input capacitance	C _{IN}	f = 1 MHz; unmeasured pins are connected to V _{SS}	_	-	10	pF
Output capacitance	C _{OUT}					
I/O capacitance	С _Ю					



Table 17-5. A.C. Electrical Characteristics

 $(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C, V_{DD} = 2.0 \text{ V to } 3.6 \text{ V})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
SCK cycle time	t _{KCY}	External SCK source	1,000	_	_	ns
		Internal SCK source	1,000			
SCK high, low width	t _{KH} , t _{KL}	External SCK source	500			
		Internal SCK source	t _{KCY} /2-50			
SI setup time to SCK high	t _{SIK}	External SCK source	250			
		Internal SCK source	250			
SI hold time to SCK high	t _{KSI}	External SCK source	400			
		Internal SCK source	400			
Output delay for SCK to SO	t _{KSO}	External SCK source	-	_	300	ns
		Internal SCK source			250	
Interrupt input, High, Low width	t _{INTH,} t _{INTL}	All interrupt V _{DD} = 3 V	500	700	Ι	ns
nRESET input Low width	t _{RSL}	Input V _{DD} = 3 V	10	_	-	μs




Figure 17-3. Input Timing for External Interrupts






Figure 17-4. Input Timing for RESET




Figure 17-5. Serial Data Transfer Timing



(T _A	=	25°C,	$V_{DD} = 2.0 V$	to	3.6	V)
-----------------	---	-------	------------------	----	-----	----

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operating voltage of BLD	V _{DDBLD}	-	2.0	-	3.6	V
Voltage of BLD	V _{BLD}	BLDCON.20 = 000b	2.0	2.2	2.4	
		BLDCON.20 = 101b	2.15	2.4	2.65	
		BLDCON.20 = 011b	2.5	2.8	3.1	
Current consumption	I _{BLD}	V _{DD} = 3.3 V	_	70	120	μA
		V _{DD} = 2.2 V	-	50	100	
Hysteresis voltage of BLD	ΔV	BLDCON.2-0 = 000b, 101b, 011b	-	10	100	mV
BLD circuit response time	Т _В	Fw = 32.768 kHz	_	_	1	ms

Table 17-7. LVR (Low Voltage Reset) Electrical Characteristics

 $(T_A = 25^{\circ}C)$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Voltage of LVR	V_{LVR}	$T_A = 25 \degree C$	2.0	2.2	2.4	V
V _{DD} voltage rising time	t _R	-	10	_	-	μs
V _{DD} voltage off time	t _{OFF}	-	0.5	_	-	S
Hysteresis voltage of LVR	ΔV	_	_	10	100	mV
Current consumption	I _{DDPR}	V _{DD} = 3.3 V	_	70	120	μΑ

NOTES:

- 1. The current of LVR circuit is consumed when LVR is enabled by "Smart Option"
- 2. Current consumed when low voltage reset circuit is provided internally.




Figure 17-6. LVR (Low Voltage Reset) Timing



Table 17-8. Main Oscillation Characteristics

 $(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C)$

Oscillator	Clock Configuration	Parameter	Test Condition	Min	Тур	Max	Units
Crystal		Main oscillation frequency	2.5 V – 3.6 V	0.4	_	8	MHz
			2.0 V – 3.6 V	0.4	_	4.2	
Ceramic oscillator		Main oscillation frequency	2.5 V – 3.6 V	0.4	-	8	
			2.0 V – 3.6 V	0.4	-	4.2	
External clock		X _{IN} input frequency	2.5 V – 3.6 V	0.4	_	8	
			2.0 V – 3.6 V	0.4	-	4.2	
RC oscillator	R ZIN XIN XOUT	Frequency	3.3 V	0.4	_	1	MHz

Table 17-9. Sub Oscillation Characteristics

 $(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C)$

Oscillator	Clock Configuration	Parameter	Test Condition	Min	Тур	Мах	Units
Crystal		Sub oscillation frequency	2.0 V – 3.6 V	32	32.768	35	kHz
External clock		XT _{IN} input frequency	2.0 V – 3.6 V	32	_	100	



Table 17-10. Main Oscillation Stabilization Time

(T _A	=	– 25 °C	to	+ 85 °C,	$V_{DD} = 2.0 V$	to	3.6 V)	
-----------------	---	---------	----	----------	------------------	----	--------	--

Oscillator	Test Condition	Min	Тур	Max	Unit
Crystal	fx > 1 MHz	-	-	40	ms
Ceramic	Oscillation stabilization occurs when V _{DD} is equal to the minimum oscillator voltage range.	_	_	10	ms
External clock	$X_{I\!N}$ input high and low width $(t_{XH^{\!\!\!}},t_{XL})$	62.5	_	1250	ns




Figure 17-7. Clock Timing Measurement at X_{IN}



Table 17-11. Sub Oscillation Stabilization Time

 $(T_A = -25 \degree C \text{ to } + 85 \degree C, V_{DD} = 2.0 \text{ V} \text{ to } 3.6 \text{ V})$

Oscillator	Test Condition	Min	Тур	Max	Unit
Crystal	_	-	Ι	10	S
External clock	XT_{IN} input high and low width $(t_{\text{XH}},t_{\text{XL}})$	5	-	15	μs




Figure 17-8. Clock Timing Measurement at XT_{IN}






Figure 17-9. Operating Voltage Range

Table 17-12. A.C. Electrical Characteristics for Internal Flash ROM

 $(T_A = -25 \degree C \text{ to } + 85 \degree C, V_{DD} = 2.0 \text{ V} \text{ to } 3.6 \text{ V})$

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Programming time ⁽¹⁾	Ftp	-	30	-	-	μs
Chip erasing time ⁽²⁾	Ftp1	-	10	-	-	ms
Sector erasing time (3)	Ftp2	-	10	-	-	ms
Data access time	Ft _{RS}	-	-	25	-	ns
Number of writing/erasing	FNwe	-	-	_	10,000 ⁽⁴⁾	Times

NOTES:

- 1. The programming time is the time during which one byte (8-bit) is programmed.
- 2. The chip erasing time is the time during which all 16K byte block is erased.
- 3. The sector erasing time is the time during which all 128 byte block is erased.
- 4. Maximum number of writing/erasing is 10,000 times for full-flash(S3F8275) and 100 times for half-flash (S3F8278/F8274).
- 5. The chip erasing is available in Tool Program Mode only.



18 MECHANICAL DATA

OVERVIEW

The S3C8275/C8278/C8274 microcontroller is currently available in a 64-pin QFP and LQFP package.




Figure 18-1. 64-Pin QFP Package Dimensions (64-QFP-1420F)






Figure 18-2. 64-Pin LQFP Package Dimensions (64-LQFP-1010)



19 S3F8275/F8278/F8274 FLASH MCU

OVERVIEW

The S3F8275/F8278/F8274 single-chip CMOS microcontroller is the Flash MCU version of the S3C8275/C8278/C8274 microcontroller. It has an on-chip Flash ROM instead of masked ROM. The Flash ROM is accessed by serial data format.

The S3F8275/F8278/F8274 is fully compatible with the S3C8275/C8278/C8274, both in function and in pin configuration. Because of its simple programming requirements, the S3F8275/F8278/F8274 is ideal for use as an evaluation chip for the S3C8275/C8278/C8274.

NOTE: This chapter is about the Tool Program Mode of Flash MCU. If you want to know the User Program Mode, refer to the chapter 16. Embedded Flash Memory Interface.






Figure 19-1. S3F8275/F8278/F8274 Pin Assignments (64-QFP-1420F)






Figure 19-2. S3F8275/F8278/F8274 Pin Assignments (64-LQFP-1010)



Main Chip		During Programming				
Pin Name	Pin Name	Pin No.	I/O	Function		
VLC1	SDAT	7	I/O	Serial data pin. Output port when reading and input port when writing. Can be assigned as an Input or push-pull output port.		
VLC2	SCLK	8	I/O	Serial clock pin. Input only pin.		
TEST	V _{PP}	13	I	Power supply pin for Flash ROM cell writing (indicates that FLASH MCU enters into the writing mode). When 12.5V is applied, FLASH MCU is in writing mode and when 3.3V is applied, Flash MCU is in reading mode.		
nRESET	nRESET	16	I	Chip initialization		
V _{DD} /V _{SS}	V _{DD} /V _{SS}	9 / 10	I	Power supply pin for logic circuit. V _{DD} should be tied to +3.3 V during programming.		

Table 19-2. Comparison of S3F8275/F8278/F8274 and S3C8275/C8278/C8274 Features

Characteristic	S3F8275/F8278/F8274	S3C8275/C8278/C8274
Program memory	16/8/4-Kbyte Flash ROM	16/8/4-Kbyte mask ROM
Operating voltage (V _{DD})	2.0 V to 3.6 V	2.0 V to 3.6 V
Flash ROM programming mode	V _{DD} = 3.3 V, V _{PP} (TEST)=12.5V	_
Pin configuration	64-QFP, 64-LQFP	64-QFP, 64-LQFP
Flash ROM programmability	User Program multi time	Programmed at the factory

NOTE: The V_{PP} (Test) pin had better connect to V_{DD} (S3F8275 only).



OPERATING MODE CHARACTERISTICS

When 12.5 V is supplied to the V_{PP} (TEST) pin of the S3F8275/F8278/F8274, the Flash ROM programming mode is entered.

The operating mode (read, write, or read protection) is selected according to the input signals to the pins listed in Table 19-3 below.

V _{DD}	V _{PP} (TEST)	REG/MEM	Address (A15-A0)	R/W	Mode
3.3 V	3.3 V	0	0000H	1	Flash ROM read
	12.5 V	0	0000H	0	Flash ROM program
	12.5 V	0	0000H	1	Flash ROM verify
	12.5 V	1	0E3FH	0	Flash ROM read protection

Table 19-3. Operating Mode Selection Criteria

NOTES:

1. The V_{PP} (Test) pin had better connect to V_{DD} (S3F8275 only).

2. "0" means Low level; "1" means High level.



(T _A	=	– 25°C	to	+ 85°C, V _{DD}	=	2.0 V	to	3.6 V)	
-----------------	---	--------	----	-------------------------	---	-------	----	--------	--

Parameter	Symbol	Condi	tions	Min	Тур	Max	Unit
Supply current ⁽¹⁾	I _{DD1} ⁽²⁾	Run mode: V _{DD} = 3.3 V ± 0.3 V	8.0 MHz	-	3.0	6.0	mA
		Crystal oscillator C1 = C2 = 22pF	4.0 MHz		1.5	3.0	
	I _{DD2} ⁽²⁾	Idle mode: $V_{1} = 2.2V_{1} \pm 0.2V_{2}$	8.0 MHz		0.5	1.6	
		$V_{DD} = 3.3 V \pm 0.3 V$ Crystal oscillator C1 = C2 = 22pF	4.0 MHz		0.4	1.2	
	I _{DD3} ⁽³⁾	Run mode: $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$, 32 kHz crystal oscillator $T_A = 25 \text{ °C}$, OSCCON.7=1 Idle mode: $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ 32 kHz crystal oscillator $T_A = 25 \text{ °C}$, OSCCON.7=1			12.0	25.0	μΑ
	I _{DD4} ⁽³⁾				2.0	4.0	
	I _{DD5} ⁽⁴⁾	Stop mode; V_{DD} = 3.3V ± 0.3 V	T _A = 25 °C		0.2	2.0	
			$T_A = -25 \degree C \sim +85 \degree C$		_	10	

NOTES:

1. Supply current does not include current drawn through internal pull-up resistors, LCD voltage dividing resistors, the LVR

block and external output current loads.

- 2. I_{DD1} and I_{DD2} include power consumption for sub clock oscillation.
- 3. I_{DD3} and I_{DD4} are current when main clock oscillation stops and the sub clock is used (OSCCON.7=1).
- 4. I_{DD5} is current when main clock and sub clock oscillation stops.
- 5. Every values in this table is measured when bits 4-3 of the system clock control register (CLKCON.4-.3) is set to 11B.






Figure 19-3. Operating Voltage Range



20 DEVELOPMENT TOOLS

OVERVIEW

Samsung provides a powerful and easy-to-use development support system in turnkey form. The development support system is configured with a host system, debugging tools, and support software. For the host system, any standard computer that operates with MS-DOS, Windows 95, and 98 as its operating system can be used. One type of debugging tool including hardware and software is provided: the sophisticated and powerful in-circuit emulator, SMDS2+, and OPENice for S3C7, S3C9, S3C8 families of microcontrollers. The SMDS2+ is a new and improved version of SMDS2. Samsung also offers support software that includes debugger, assembler, and a program for setting options.

SHINE

Samsung Host Interface for In-Circuit Emulator, SHINE, is a multi-window based debugger for SMDS2+. SHINE provides pull-down and pop-up menus, mouse support, function/hot keys, and context-sensitive hyper-linked help. It has an advanced, multiple-windowed user interface that emphasizes ease of use. Each window can be sized, moved, scrolled, highlighted, added, or removed completely.

SAMA ASSEMBLER

The Samsung Arrangeable Microcontroller (SAM) Assembler, SAMA, is a universal assembler, and generates object code in standard hexadecimal format. Assembled program code includes the object code that is used for ROM data and required SMDS program control data. To assemble programs, SAMA requires a source file and an auxiliary definition (DEF) file with device specific information.

SASM88

The SASM88 is a relocatable assembler for Samsung's S3C8-series microcontrollers. The SASM88 takes a source file containing assembly language statements and translates into a corresponding source code, object code and comments. The SASM88 supports macros and conditional assembly. It runs on the MS-DOS operating system. It produces the relocatable object code only, so the user should link object file. Object files can be linked with other object files and loaded into memory.

HEX2ROM

HEX2ROM file generates ROM code from HEX file which has been produced by assembler. ROM code must be needed to fabricate a microcontroller which has a mask ROM. When generating the ROM code (.OBJ file) by HEX2ROM, the value "FF" is filled into the unused ROM area up to the maximum ROM size of the target device automatically.

TARGET BOARDS

Target boards are available for all S3C8-series microcontrollers. All required target system cables and adapters are included with the device-specific target board.






Figure 20-1. SMDS Product Configuration (SMDS2+)



TB8275/8/4 TARGET BOARD

The TB8275/8/4 target board is used for the S3C8275/C8278/C8274 microcontroller. It is supported with the SMDS2+.




Figure 20-2. TB8275/8/4 Target Board Configuration






Table 20-1. Power Selection Settings for TB8275/8/4

NOTE: The following symbol in the "To User_Vcc" Setting column indicates the electrical short (off) configuration:

Main Clock Settings	Operating Mode	Comments
	EVA Chip S3E8270 XOUT XIN XIN XOUT XIN XOUT XOUT No Connection 100 Pin Connector SMDS2/SMDS2+	Set the XI switch to "MDS" when the target board is connected to the SMDS2/SMDS2+.
	EVA Chip S3E8270	Set the XI switch to "XTAL" when the target board is used as a standalone unit, and is not connected to the SMDS2/SMDS2+.



"Smart Option Source" Settings	Operating Mode	Comments
Select Smart Option Source Internal	TB8275/8/4 Target System	The Smart Option is selected by external smart option switch (SW1)
Select Smart Option Source Internal	TB8275/8/4 Target System	The Smart Option is selected by internal smart option area (003EH–003FH of ROM). But this selection is not available.

Table 20-3. Select Smart Option Source Setting for TB8275/8/4

Table 20-4. Smart Option Switch Settings for TB8275/8/4

"Smart Option" Settings	Comments
Smart Option Low : "0" High: "1" 8 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	The Smart Option is selected by this switch when the Smart Option source is selected by external. The B2–B0 are comparable to the 003EH.2–.0. The B7–B5 are comparable to the 003EH.7–.5. The B8 is comparable to the 003FH.0. The B4–B3 is not connected.






Table 20-5. Device Selection Settings for TB8275/8/4

SMDS2+ SELECTION (SAM8)

In order to write data into program memory that is available in SMDS2+, the target board should be selected to be for SMDS2+ through a switch as follows. Otherwise, the program memory writing function is not available.




Table 20-6. The SMDS2+ Tool Selection Setting

IDLE LED

The Yellow LED is ON when the evaluation chip (S3E8270) is in idle mode.

STOP LED

The Red LED is ON when the evaluation chip (S3E8270) is in stop mode.






Figure 20-3. 40-Pin Connectors (J101, J102) for TB8275/8/4




Figure 20-4. S3E8270 Cables for 64-QFP Package



www.DataSheet4U.com

S3C8 SERIES MASK ROM ORDER FORM

Product description:					
Device Number: S3C8 (write down the ROM code number)					
Product Order Form:	Product Order Form: Package Pellet Wafer Package Type:				
Package Marking (Che	ck One):				
Standard	Cus	stom A	Custom B		
	(Max	10 chars)	(Max 10 chars each line)		
SEC @	YWW	@ YWW	@ YWW		
Device Name	Dev	vice Name			
@: Assembly site co	ode, Y : Last number of asse	embly year, WW : We	eek of assembly		
Delivery Dates and Qu	antities:				
Deliverable	Required Delivery Date	Quantity	Comments		
ROM code	-	Not applicable	See ROM Selection Form		
Customer sample					
Risk order			See Risk Order Sheet		
Please answer the follow	ving questions:				
For what kind of	product will you be using this	s order?			
New product	New product				
Replacement of an existing product Other					
If you are replacing an existing product, please indicate the former product name ()					
What are the main reasons you decided to use a Samsung microcontroller in your product?					
Please check all that apply.					
Price	Product qu	uality	Features and functions		
Development system Technical s		support	Delivery on time		
Used same r	nicom before Quality of	documentation	Samsung reputation		
Mask Charge (US\$ / Won):					
Customer Information:					
Company Name: Telephone number					
Signatures:					
(Pe	rson placing the order)		(Technical Manager)		

(For duplicate copies of this form, and for additional ordering information, please contact your local Samsung sales representative. Samsung sales offices are listed on the back cover of this book.)

S3C8 SERIES REQUEST FOR PRODUCTION AT CUSTOMER RISK

Customer Information:		
Company Name:		
Department:		
Telephone Number:		Fax:
Date:		
Risk Order Information:		
Device Number:	S3C8 (write down	the ROM code number)
Package:	Number of Pins:	Package Type:
Intended Application:		
Product Model Number:		

Customer Risk Order Agreement:

We hereby request SEC to produce the above named product in the quantity stated below. We believe our risk order product to be in full compliance with all SEC production specifications and, to this extent, agree to assume responsibility for any and all production risks involved.

Order Quantity and Delivery Schedule:

Risk Order Quantity: _____ PCS

Delivery Schedule:

Delivery Date (s)	Quantity	Comments

Signatures:

(Person Placing the Risk Order)

(SEC Sales Representative)

S3C8275/C8278/C8274 MASK OPTION SELECTION FORM

Device Number:	S3C8		_(write down the R	ROM co	de number)
Attachment (Check one):		Diskette			PROM
Customer Checksum:					
Company Name:					
Signature (Engineer):					
Please answer the following que			Ņ		
Application (Product Mod	el ID:)		
Audio		Video			Telecom
LCD Databank		Caller ID			LCD Game
Industrials		Home App	liance		Office Automation
Remocon		Other			
Please describe in detail its app	lication				

S3F8 SERIES FLASH MCU FACTORY WRITING ORDER FORM(1/2)

Product Description:		
Device Number: S3F8	(write down the ROM code num	nber)
Product Order Form:	Package Pellet	Wafer
If the product order form is pack	age: Package Type:	
Package Marking (Check One	e):	
Standard	Custom A	Custom B
	(Max 10 chars)	(Max 10 chars each line)
SEC @ YWW	@ YWW	@ YWW
Device Name	Device Name	

@ : Assembly site code, Y : Last number of assembly year, WW : Week of assembly

Delivery Dates and Quantity:

ROM Code Release Date	Required Delivery Date of Device	Quantity

Please answer the following questions:

What is the	purpose of this order?			
New p	roduct development		Upgrade of an	existing product
Replac	cement of an existing micr	rocontroller	Other	
If you are replacin	g an existing microcontrol	ller, please indicate t	the former micro	ocontroller name
()	
I What are th	e main reasons you deo	cided to use a Sam	nsung microco	ontroller in your product?
Please chee	ck all that apply.			
Price		Product quality		Features and functions
Develo	opment system	Technical support		Delivery on time
Used s	same micom before	Quality of docume	ntation	Samsung reputation
Customer Inform	ation:			
Company Name:		Telep	hone number	
Signatures:				
	(Person placing the or	der)		(Technical Manager)

(For duplicate copies of this form, and for additional ordering information, please contact your local Samsung sales representative. Samsung sales offices are listed on the back cover of this book.)

S3F8275/F8278/F8274 FLASH MCU FACTORY WRITING ORDER FORM (2/2)

Device Number:	S3F8	(write down the ROM code number)
Customer Checksums:		
Company Name:		
Signature (Engineer):		
Read Protection ⁽¹⁾ :	Yes	No
Please answer the following que	stions:	
Are you going to continue	e ordering this device?	
Yes	No	
If so, how much will you	be ordering?	pcs
C Application (Product Mode	əl ID:)
Audio	Video	Telecom
LCD Databank	Caller ID	LCD Game
Industrials	Home Appliand	ce Office Automation
Remocon	Other	

Please describe in detail its application

NOTES:

- 1. Once you choose a read protection, you cannot read again the programming code from the EPROM.
- 2. OTP Writing will be executed in our manufacturing site.
- 3. The writing program is completely verified by a customer. Samsung does not take on any responsibility for errors occurred from the writing program.

(For duplicate copies of this form, and for additional ordering information, please contact your local Samsung sales representative. Samsung sales offices are listed on the back cover of this book.)