

# S3 Family 8-Bit Microcontrollers

# **S3F8S45 MCU**

# **Product Specification**

PS032207-0418

PRELIMINARY



Copyright ©2018 Zilog<sup>®</sup>, Inc. All rights reserved. www.zilog.com

Embedded in Life In DIXYS Company

ii

### Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

#### LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

#### As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

#### **Document Disclaimer**

©2018 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

S3 and Z8 are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.

# **Revision History**

Each instance in this document's revision history reflects a change from its previous edition. For more details, refer to the corresponding page(s) or appropriate links furnished in the following table.

Date	Revision Level	Description	Page
Apr 2018	07	Corrections to Port 0 Pull-up Resistor Enable Register; Updated Table 116 and added a note to Figure 138 for the XIN pin.	<u>206,360,</u> <u>361</u>
Oct 2016	06	Corrected errors in Chapter 11; Added WDT features/register informa- tion; Replaced Figure 68; Added Watchdog Timer Counter Clock Source Selection section.	<u>227, 228,</u> <u>231</u>
Jun 2015	05	Updated Figure 46 and Timer A, Timer C, and Timer D descriptions.	<u>62, 235,</u> <u>246, 251,</u> <u>258</u>
Jan 2015	04	Updated the Third Parties for Development Tools section; established chapter/section numbering for usability.	<u>370</u>
Mar 2014	03	Updated the Ordering Information table.	<u>371</u>
Feb 2014	02	Amended incorrect part numbers in Ordering Information table with respect to packaging containers for SDIP parts.	<u>371</u>
Nov 2013	01	Original Zilog issue.	All



# **Table of Contents**

Revision Historyiii
Table of Contentsiv
List of Figures
List of Tables
Overview
S3F8S45 Microcontroller
Features
Block Diagram
Pin Assignments
Pin Circuits
Address Space
Program Memory
Smart Option
Register Architecture
Register Page Pointer    27
Register Set1
Register Set2
Prime Register Space
Using the Register Pointers
Register Pointer Registers
Register Addressing
Common Working Register Area
4-Bit Working Register Addressing
8-Bit Working Register Addressing 39
System and User Stack
Stack Operations
User-Defined Stacks
Stack Pointers
Addressing Modes
Register Addressing Mode
Indirect Register Addressing Mode 46
Indexed Addressing Mode 48



Direct Address Mode
Indirect Address Mode
Relative Address Mode
Immediate Mode
Control Registers
Interrupt Structure
Levels
Vectors
Sources
Interrupt Types
Interrupt Structure
Interrupt Vector Addresses
Enable/Disable Interrupt Instructions
System-Level Interrupt Control Registers
Interrupt Processing Control Points
Peripheral Interrupt Control Registers
System Mode Register
Interrupt Mask Register
Interrupt Priority Register
Interrupt Request Register
Interrupt Pending Function Types
Pending Bits Cleared Automatically by Hardware
Pending Bits Cleared by the Service Routine
Interrupt Source Polling Sequence
Interrupt Service Routines
Generating Interrupt Vector Addresses
Nesting of Vectored Interrupts
Instruction Pointer
Fast Interrupt Processing80Procedure for Initiating Fast Interrupts80
Fast Interrupt Service Routine    81
Relationship to Interrupt Pending Bit Types
Programming Guidelines
Instruction Set
Data Types
Register Addressing
Addressing Modes





Timer A Interval Timer Mode22Timer A Pulse Width Modulation Mode22Timer A Capture Mode23	36
8-Bit Timer B	
8-Bit Timer C	45
Timer C Control Register	46
16-Bit Timer D0/D1	48
Timer D0 Control Register	49
Timer D0 Function Description    25      Timer D0 Interrupts    25	51
Timer D0 Interval Timer Mode	
Timer D0 Pulse Width Modulation Mode	
Timer D0 Capture Mode	
16-Bit Timer D1    25      Timer D1 Control Register    25	
Timer D1 Function Description	
Timer D1 Interrupts	
Timer D1 Interval Timer Mode	
Timer D1 Pulse Width Modulation Mode	
Timer D1 Capture Mode	60
Watch Timer	62
Watch Timer Control Register 26	63
LCD Controller/Driver	65
LCD RAM Address Area	66
LCD Control Register	67
LCD Mode Control Register	68
Internal Resistor Bias	70
Common Signals	71
Segment Signals	71
10-Bit Analog-to-Digital Converter	78
Function Description	
Conversion Timing	
A/D Converter Control Register	
A/D Converter Data Registers	



Serial I/O Interface
Programming Procedure
SIO Control Register
SIO Prescaler Register
SIO Serial Timing
UART0
Programming Procedure
UART0 High-Byte Control Register
UART0 Low-Byte Control Register
UART0 Interrupt Pending bits
UARTO Data Register
UART0 Baud Rate Data Register
UART0 Baud Rate Calculations
Mode 0 Baud Rate Calculation
Mode 2 Baud Rate Calculation    294
Modes 1 and 3 Baud Rate Calculation 294
UART0 Mode 0 Function Description
Mode 0 Transmit Procedure
Mode 0 Receive Procedure   297
Serial Port Mode 2 Function Description
Mode 2 Transmit Procedure
Mode 2 Receive Procedure
Serial Port Mode 3 Function Description
Mode 3 Transmit Procedure       300         Mode 3 Receive Procedure       301
Serial Communication for Multiprocessor Configurations
Sample Protocol for Master/Slave Interaction
Setup Procedure for Multiprocessor Communications
UART1
Programming Procedure
UART1 High-Byte Control Register
UART1 Low-Byte Control Register
UART1 Interrupt Pending Bits
UART1 Data Register
UART1 Baud Rate Data Register
UART1 Baud Rate Calculations
Mode 0 Baud Rate Calculation



Mode 2 Baud Rate Calculation309Modes 1 and 3 Baud Rate Calculation309
UART1 Mode 0 Function Description
Mode 0 Transmit Procedure
Mode 0 Receive Procedure
Serial Port Mode 1 Function Description
Mode 1 Transmit Procedure
Mode 1 Receive Procedure
Serial Port Mode 2 Function Description
Mode 2 Transmit Procedure
Mode 2 Receive Procedure
Serial Port Mode 3 Function Description
Mode 3 Transmit Procedure317Mode 3 Receive Procedure317
Serial Communication for Multiprocessor Configurations
Sample Protocol for Master/Slave Interaction
Setup Procedure for Multiprocessor Communications
Pattern Generation Module
Battery Level Detector
Battery Level Detector Control Register
Embedded Flash Memory Interface
User Program Mode
Flash Memory Control Registers    327
Flash Memory Control Register    328
Flash Memory User Programming Enable Register    329
Flash Memory Sector Address Registers    329
ISP <sup>TM</sup> Onboard Programming Sector
ISP Reset Vector and ISP Sector Size
Sector Erase Operations       333         The Sector Erase Procedure in User Program Mode       334
Program Operations
Read Operations    337      Hard Lock Protection    338
Electrical Characteristics
Mechanical Data
S3F8S45 Flash MCU
Test Pin Voltage



Onboard Writing Circuit Design Guide	
Development Tools	363
Development System Configuration	363
Target Board	364
Programming Socket Adapter	368
Probe Adapter	369
Third Parties for Development Tools	370
Ordering Information	371
Part Number Suffix Designations	371
Customer Support	373



#### xi

# List of Figures

Figure 1.	S3F8S45 MCU Block Diagram 5
Figure 2.	Pin Assignments, 44-Pin QFP Package
Figure 3.	Pin Assignments, 42-Pin SDIP Package
Figure 4.	Pin Assignments, 32-Pin SDIP Package
Figure 5.	Pin Circuit, Type A 12
Figure 6.	Pin Circuit, Type B 12
Figure 7.	Pin Circuit, Type C 13
Figure 8.	Pin Circuit, Type D-1
Figure 9.	Pin Circuit Type D-2
Figure 10.	Pin Circuit Type F-1         15
Figure 11.	Pin Circuit Type F-2 (P1.0–P1.3) 16
Figure 12.	Pin Circuit Type H-1 17
Figure 13.	Pin Circuit Type H-2         18
Figure 14.	Pin Circuit Type H-3 19
Figure 15.	Pin Circuit Type H-4
Figure 16.	Program Memory Address Space
Figure 17.	Smart Option
Figure 18.	Internal Register File Organization
Figure 19.	Set1, Set2, Prime Area Register and LCD Data Register Map 29
Figure 20.	8-Byte Working Register Areas
Figure 21.	Contiguous 16-Byte Working Register Block
Figure 22.	Noncontiguous 16-Byte Working Register Block
Figure 23.	16-Bit Register Pair
Figure 24.	Register File Addressing
Figure 25.	Common Working Register Area
Figure 26.	4-Bit Working Register Addressing
Figure 27.	4-Bit Working Register Addressing Example
Figure 28.	8-Bit Working Register Addressing
Figure 29.	8-Bit Working Register Addressing Example
Figure 30.	Stack Operations
Figure 31.	Register Addressing
Figure 32.	Working Register Addressing 45
Figure 33.	Indirect Register Addressing to Register File



Figure 34.	Indirect Register Addressing to Program Memory
Figure 35.	Indirect Working Register Addressing to Register File
Figure 36.	Indirect Working Register Addressing to Program or Data Memory 48
Figure 37.	Indexed Addressing to Register File
Figure 38.	Indexed Addressing to Program or Data Memory with Short Offset 50
Figure 39.	Indexed Addressing to Program or Data Memory 51
Figure 40.	Direct Addressing for Load Instructions
Figure 41.	Direct Addressing for Call and Jump Instructions
Figure 42.	Indirect Addressing
Figure 43.	Relative Addressing
Figure 44.	Immediate Addressing
Figure 45.	S3F8 Series Interrupt Types
Figure 46.	S3F8S45 Interrupt Structure
Figure 47.	ROM Vector Address Area
Figure 48.	Interrupt Function Diagram
Figure 49.	Interrupt Request Priority Groups
Figure 50.	How to Use an ENTER Statement
Figure 51.	How to Use an EXIT Statement
Figure 52.	Instruction Pointer
Figure 53.	How to Use the NEXT Instruction
Figure 54.	Rotate Left
Figure 55.	Rotate Left through Carry 162
Figure 56.	Rotate Right
Figure 57.	Rotate Right through Carry 166
Figure 58.	Shift Right
Figure 59.	Swap Nibbles 179
Figure 60.	Sample Program Structure
Figure 61.	Crystal/Ceramic Oscillator (fX) 186
Figure 62.	External Oscillator (fx) 186
Figure 63.	RC Oscillator (fx) 186
Figure 64.	Crystal Oscillator (fxt) 187
Figure 65.	External Oscillator (fxt) 187
Figure 66.	System Clock Circuit Diagram 189
Figure 67.	S3F8S45 I/O Port Data Register Format
Figure 68.	Basic Timer Block Diagram 228
Figure 69.	Timer A Functional Block Diagram



xiii

Figure 70.	Simplified Timer A Function Diagram: Interval Timer Mode	236
Figure 71.	Simplified Timer A Function Diagram: PWM Mode	237
Figure 72.	Simplified Timer A Function Diagram: Capture Mode	238
Figure 73.	Timer B Functional Block Diagram	239
Figure 74.	Timer B Waveform, Example #1 of 3	241
Figure 75.	Timer B Output Flip-Flop Waveforms in Repeat Mode	242
Figure 76.	Timer B Waveform, Example #2 of 3	243
Figure 77.	Timer B Waveform, Example #3 of 3	244
Figure 78.	Timer C Functional Block Diagram	245
Figure 79.	Timer D0 Functional Block Diagram	249
Figure 80.	Simplified Timer D0 Function Diagram: Interval Timer Mode	252
Figure 81.	Simplified Timer D0 Function Diagram: PWM Mode	253
Figure 82.	Simplified Timer D0 Function Diagram: Capture Mode	254
Figure 83.	Timer D1 Functional Block Diagram	256
Figure 84.	Simplified Timer D1 Function Diagram: Interval Timer Mode	259
Figure 85.	Simplified Timer D1 Function Diagram: PWM Mode	260
Figure 86.	Simplified Timer D1 Function Diagram: Capture Mode	261
Figure 87.	Watch Timer Circuit Block Diagram	263
Figure 88.	LCD Function Diagram	265
Figure 89.	LCD Circuit	266
Figure 90.	Internal Resistor Bias Pin Connections	270
Figure 91.	Select/No-Select Signal in 1/2 Duty, 1/2 Bias Display Mode	271
Figure 92.	Select/No-Select Signal in 1/3 Duty, 1/3 Bias Display Mode	272
Figure 93.	LCD Signal Waveforms: 1/2 Duty, 1/2 Bias	273
Figure 94.	LCD Signal Waveforms: 1/3 Duty, 1/3 Bias	274
Figure 95.	LCD Signal Waveforms: 1/4 Duty, 1/3 Bias	275
Figure 96.	LCD Signal Waveforms: 1/8 Duty, 1/4 Bias, #1 of 2	276
Figure 97.	LCD Signal Waveforms: 1/8 Duty, 1/4 Bias, #2 of 2	277
Figure 98.	A/D Converter Functional Block Diagram	282
Figure 99.	Recommended A/D Converter Circuit for Highest Absolute Accuracy	283
Figure 100.	SIO Functional Block Diagram	287
Figure 101.	Serial I/O Timing in Transmit/Receive Mode ( $T_X$ at Falling Edge; SIOCO = 0) 288	N.4
Figure 102.	Serial I/O Timing in Transmit/Receive Mode ( $T_X$ at at Rising Edge; SIOCON.4 = 1) 288	
Figure 103.	UART0 Functional Block Diagram	296



Figure 104. UART0 Serial Port Mode 0 Timing	298
Figure 105. UART0 Serial Port Mode 2 Timing	300
Figure 106. UART0 Serial Port Mode 3 Timing	301
Figure 107. UARTO Multiprocessor Serial Data Communications Example	303
Figure 108. UART1 Functional Block Diagram	311
Figure 109. UART1 Serial Port Mode 0 Timing	313
Figure 110. UART1 Serial Port Mode 1Timing	315
Figure 111. UART1 Serial Port Mode 2 Timing	316
Figure 112. UART1 Serial Port Mode 3 Timing	318
Figure 113. UART1 Multiprocessor Serial Data Communications Example	320
Figure 114. Pattern Generation Flow	321
Figure 115. Pattern Generation Circuit Diagram	322
Figure 116. Battery Level Detect Block Diagram	324
Figure 117. Battery Level Detector Circuit Diagram	326
Figure 118. Program Memory Address Space	332
Figure 119. Sector Configurations in User Program Mode	334
Figure 120. Input Timing for External Interrupts	344
Figure 121. Input Timing for nRESET	344
Figure 122. Stop Mode Release Timing Initiated by nRESET	345
Figure 123. Stop Mode Release Timing Initiated by Interrupts	345
Figure 124. Low Voltage Reset Timing	347
Figure 125. Serial Data Transfer Timing	349
Figure 126. Waveform for UART Timing Characteristics	350
Figure 127. Timing Waveform for the UART Module	350
Figure 128. Clock Timing Measurement at X <sub>IN</sub>	352
Figure 129. Clock Timing Measurement at X <sub>TIN</sub>	353
Figure 130. Operating Voltage Range	353
Figure 131. Package Dimensions, 44-Pin QFP Package	355
Figure 132. Package Dimensions, 42-pin SDIP Package	356
Figure 133. Package Dimensions, 32-Pin SDIP Package	357
Figure 134. S3F8S45 Pin Assignments, 44-QFP Package	358
Figure 135. S3F8S45 Pin Assignments, 42-SDIP Package	359
Figure 136. S3F8S45 Pin Assignments, 32-SDIP Package	359
Figure 137. RC Delay Circuit	360
Figure 138. PCB Design Guide for on Board Programming	361
Figure 139. Development System Configuration	363



Figure 140. TB8S45 Target Board Configuration	364
Figure 141. TB8S45 50-Pin J102 Connector	367
Figure 142. TB8S45 50-Pin J101 Connector	368
Figure 143. S3F8S45 Probe Adapter for the 44-Pin QFP Package	369
Figure 144. S3F8S45 Probe Adapter for the 42-Pin SDIP Package	369
Figure 145. S3F8S45 Probe Adapter for the 32-Pin SDIP Package	370

xv



# List of Tables

Table 1.	S3F8S45 Pin Descriptions
Table 2.	S3F8S45 Register Types
Table 3.	Register Page Pointer
Table 4.	Register Pointer 0
Table 5.	Register Pointer 1
Table 6.	Stack Pointer High Byte 42
Table 7.	Stack Pointer Low Byte
Table 8.	Set1 Registers
Table 9.	Page 4 Registers
Table 10.	Set1, Bank0 Registers 57
Table 11.	Set1, Bank1 Registers
Table 12.	Interrupt Vectors
Table 13.	Interrupt Control Register Overview
Table 14.	Interrupt Source Control and Data Registers
Table 15.	System Mode Register
Table 16.	Interrupt Mask Register
Table 17.	Interrupt Priority Register
Table 18.	Interrupt Request Register
Table 19.	Interrupt Mask Register
Table 20.	Instruction Pointer High Byte
Table 21.	Instruction Pointer Low Byte
Table 22.	Instruction Group Summary
Table 23.	Flags Register
Table 24.	Flag Descriptions
Table 25.	Flag Notation Conventions
Table 26.	Instruction Set Symbols
Table 27.	Instruction Notation Conventions
Table 28.	Op Code Quick Reference (0–7)
Table 29.	Op Code Quick Reference (8–F)
Table 30.	Condition Codes1
Table 31.	DA Instruction
Table 32.	System Clock Control Register 190
Table 33.	Oscillator Control Register 191



Table 34.	Stop Control Register
Table 35.	Set1 Register Values After RESET 195
Table 36.	Set1, Bank0 Register Values After Reset
Table 37.	Set1, Bank1 Register and Values After RESET 197
Table 38.	Page 4 Register Values After RESET    199
Table 39.	Reset Source Indicating Register 199
Table 40.	State of RESETID
Table 41.	S3F8S45 Port Configuration Overview (44-Pin QFP) 203
Table 42.	Port Data Register Summary 204
Table 43.	Port 0 Control High Byte Register 205
Table 44.	Port 0 Control Register Low Byte 206
Table 45.	Port 0 Pull-Up Resistor Enable Register 207
Table 46.	Port 1 Control Register High Byte 208
Table 47.	Port 1 Control Register Low Byte 209
Table 48.	Port 1 Output Pull-Up Resistor Enable Register
Table 49.	Port 1 n-Channel Open Drain Mode Register
Table 50.	Port 2 Control Register High Byte 212
Table 51.	Port 2 Control Register Low Byte 213
Table 52.	Port 2 Pull-Up Resistor Enable Register
Table 53.	Port 3 Control High Byte Register 215
Table 54.	Port 3 Control Low Byte Register
Table 55.	Port 3 Control Register
Table 56.	Port3[4:5] Control Register 218
Table 57.	Port 3 Output Pull-Up Resistor Enable Register
Table 58.	Ports 0–3 Interrupt Control High Byte Registers
Table 59.	Ports 0–3 Interrupt Control Low Byte Registers
Table 60.	Port 4 Control High Byte Register 222
Table 61.	Port 4 Control Low Byte Register 224
Table 62.	Port 4 Pull-Up Resistor Enable Register
Table 63.	Port 4 n-Channel Open-Drain Mode Register 226
Table 64.	Basic Timer Control Register 229
Table 65.	Watchdog Timer Control Register 230
Table 66.	Timer A Control Register
Table 67.	Timer B Control Register
Table 68.	Timer C Control Register
Table 69.	Timer D0 Control Register    250



Table 70.	Timer D1 Control Register
Table 71.	Watch Timer Control Register
Table 72.	LCD Display Data RAM Organization
Table 73.	LCD Control Register
Table 74.	LCD Mode Control Register
Table 75.	A/D Converter Control Register
Table 76.	A/D Converter Data High Byte Register
Table 77.	A/D Converter Control Register
Table 78.	SIO Control Register
Table 79.	SIO Prescaler Register
Table 80.	UART0 Control High Byte Register
Table 81.	UART0 Control Low Byte Register
Table 82.	UARTO Data Register
Table 83.	UART0 Baud Rate Data Register
Table 84.	Commonly Used Baud Rates Generated by BRDATA0 295
Table 85.	UART1 Control High Byte Register
Table 86.	UART1 Control Low Byte Register
Table 87.	UART1 Data Register
Table 88.	UART1 Baud Rate Data Register
Table 89.	Commonly Used Baud Rates Generated by BRDATA1 310
Table 90.	Pattern Generation Module Control Register
Table 91.	Battery Level Detector Control Register
Table 92.	BLDCON Values and Detection Levels
Table 93.	Flash Memory Control Register    328
Table 94.	Flash Memory User Programming Enable Register
Table 95.	Flash Memory Sector Addressing
Table 96.	Flash Memory Sector Address Register High Byte
Table 97.	Flash Memory Sector Address Register Low Byte
Table 98.	Reset Vector Address
Table 99.	ISP Sector Size
Table 100.	Absolute Maximum Ratings
Table 101.	DC Electrical Characteristics
Table 102.	AC Electrical Characteristics
Table 103.	Input/Output Capacitance
Table 104.	Data Retention Supply Voltage in Stop Mode
Table 105.	A/D Converter Electrical Characteristics



Table 106.	Low Voltage Reset Electrical Characteristics
Table 107.	Synchronous SIO Electrical Characteristics
Table 108.	LCD Contrast Controller Electrical Characteristics
Table 109.	Internal Watchdog Timer RC Oscillator Electrical Characteristics 348
Table 110.	UART Timing Characteristics in Mode 01 349
Table 111.	Main Oscillator Characteristics ( $T_A = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{DD} = 1.8$ V to 5.5 V) 351
Table 112.	Suboscillation Characteristics ( $T_A = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{DD} = 1.8V$ to $5.5V$ ). 351
Table 113.	Main Oscillation Stabilization Time
Table 114.	Suboscillation Stabilization Time
Table 115.	Internal Flash ROM Electrical Characteristics
Table 116.	Pins Used to Read/Write the Flash ROM
Table 117.	Circuit Connections
Table 118.	TB8S45 Target Board Components
Table 119.	TB8S45 Target Board Jumper Settings
Table 120.	Ordering Information for the S3F8S45 MCU 371



1

# Chapter 1. Overview

Zilog's S3F8 Series of 8-bit single-chip microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and multiple Flash memory sizes. Important CPU features include:

- Efficient register-oriented architecture
- Selectable CPU clock sources
- Idle and Stop power-down mode release by interrupts
- Built-in basic timer with watchdog function

A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum of four CPU clocks) can be assigned to specific interrupt levels.

# 1.1. S3F8S45 Microcontroller

The S3F8S45 MCU features 16KB of Flash ROM. Using a proven modular design approach, the S3F8S45 MCU was developed by integrating the following peripheral modules with the SAM88 core:

- Five programmable I/O ports, including three 8-bit ports and two 7-bit ports for a total of 38 pins
- Eight bit-programmable pins for external interrupts
- One 8-bit basic timer for oscillation stabilization and watchdog functions (system reset)
- Three 8-bit timer/counters and two 16-bit timer/counters with selectable operating modes
- Watch timer for real time
- LCD controller/driver
- A/D converter with 9 selectable input pins
- Synchronous SIO modules
- Two asynchronous UART modules
- Pattern generation module
- Battery level detector

The S3F8S45 MCU is currently available in 44-pin QFP, 42-pin SDIP, and 32-pin SDIP packages.



2

# 1.2. Features

The S3F8S45 MCU offers the following features:

- SAM88 RC CPU core
- Program memory (full Flash ROM):
  - 16K x 8 bits program memory
  - Internal Flash (program) memory
    - Sector size: 128 bytes
    - 10 years data retention
    - Fast programming time; user program and sector erase available
    - Endurance: 10,000 erase/program cycles
    - External serial programming support
    - Expandable On-Board Program (OBP) sector
- Data memory (RAM)
  - LCD display data memory
  - 528 x 8 bits data memory
- Instruction set
  - 78 instructions
  - IDLE and STOP instructions added for power-down modes
- 38 I/O pins
  - 8 pins shared with other signal pins
  - 30 pins shared with LCD signal outputs
- Interrupts
  - 8 interrupt levels and 22 interrupt sources
  - Fast interrupt processing feature
- 8-bit basic timer
  - Watchdog timer function
- 2 watchdog timer clock sources:
  - Basic timer
  - 32 kHz internal RC oscillator, selectable by the Smart Option
- 8-bit Timer/Counter A:
  - Programmable 8-bit internal timer
  - External event counter function
  - PWM and capture function



3

- 8-bit Timer/Counter B:
  - Programmable 8-bit internal timer
  - Carrier frequency generator
- 8-bit Timer/Counter C:
  - Programmable 8-bit internal timer
  - PWM function
- Two 16-bit Timer/Counters (D0/D1):
  - Programmable 16-bit internal timer
  - External event counter function
  - PWM and capture function
- Watch timer:
  - Interval times: 3.91 ms, 0.25 s, 0.5 s, and 1.0 s at 32.768 kHz
  - 0.5/1/2/4 kHz selectable buzzer output
- LCD controller/driver
  - 22 segments and 8 common terminals
  - 1/2, 1/3, 1/4, and 1/8 duty selectable
  - Internal resistor bias
  - 16-step contrast control possible
- Analog-to-digital converter
  - 9-channel analog input
  - 10-bit conversion resolution
  - 25 µs conversion time
- Two UART channels
  - Full-duplex serial I/O interface
  - Four programmable operating modes
  - Autogenerating parity bit
- 8-bit serial I/O interface
  - 8-bit transmit/receive mode
  - 8-bit receive mode
  - LSB-first or MSB-first transmission selectable
  - Internal or external clock source
- Pattern generation module
  - Triggered by timer match signal and software



4

- Low Voltage Reset (LVR)
  - Criteria voltage: 1.9V, 2.6V, 3.3V, 3.9V
  - Included power-on reset
  - Enable/disable by Smart Option (ROM address: 3Fh)
- Battery Level Detector (BLD)
  - Criteria voltage: 2.4V, 2.7V, 3.3V, 3.9V
- Oscillation sources
  - Crystal, ceramic, or RC for main clock
  - Main clock frequency: 0.4MHz–12.0MHz
  - 32.768 kHz crystal oscillation circuit for subclock
- Two power-down modes
  - IDLE: only CPU clock stops
  - STOP: selected system clock and CPU clock stop
- Instruction execution times
  - 333 ns at  $f_X = 12.0 \text{ MHz}$  (minimum)
  - 122.1  $\mu$ s at f<sub>XT</sub> = 32.768 kHz (minimum)
- Internal voltage converter (IVC) for 5V operations
- Smart Option
  - Watchdog timer clock source, P0.2/nRESET pin, LVR level, and LVR enable/ disable selectable (ROM address 3Fh)
  - ISP related option selectable (ROM address 3Eh)
- Operating voltage range
  - 1.8V to 5.5V at 0.4–4.2 MHz
  - 2.2V to 5.5V at 0.4–12.0MHz
- Operating temperature range: 40°C to +85°C
- Packages
  - 44-pin QFP-1010
  - 42-pin SDIP-600
  - 32-pin SDIP-400



5

# 1.3. Block Diagram

Figure 1 shows a block diagram for the S3F8S45 MCU, which is available in a 44-pin package.




Figure 1. S3F8S45 MCU Block Diagram



6

# 1.4. Pin Assignments

Figure 2 shows the pin assignments for the 44-pin ELP package.




Figure 2. Pin Assignments, 44-Pin QFP Package



Embedded in Life An DXYS Company 7

Figure 3 shows the pin assignments for the 42-pin SDIP package.






Figure 4 shows the pin assignments for the 32-pin SDIP package.




Figure 4. Pin Assignments, 32-Pin SDIP Package



8

Table 1 identifies each pin in the S3F8S45 MCU's 44-pin QFP package.

Table 1	. S3F8S45 Pin	Descriptions
---------	---------------	--------------

				Pin Nu	mbers	
Pin Names	Pin Description	Pin Type	Circuit Type	44/42- Pin	32-Pin	Shared Pins
P0.0	I/O port with 1-bit-programmable	I/O	D-2	10(16)	5	X <sub>TIN</sub>
P0.1	pins; Schmitt trigger input or push-			11(17)	6	X <sub>TOUT</sub>
P0.2	pull output and software assignable		D-1	12(18)	7	nRESET
P0.3 P0.4	pull-ups. P0.3 is alternately used for external interrupt input (noise filters,		F-1	13(–)	_	INT7/AD8
P0.5 P0.6 P0.7	interrupt enable and pending control). P0.3–P0.4 are not in the 42- pin package. P0.3–P0.7 are not in the 32-pin package.		H-2	14(–) 16(20) 17(21) 18(22)	_	COM7/AD7 COM6/ AD6 COM5/AD5 COM4/AD4
P1.0 P1.1 P1.2 P1.3	I/O port with 1-bit-programmable pins; Schmitt trigger input or push- pull, open-drain output and software assignable pull-ups.	I/O	F-2	19(23) 20(24) 21(25) 22(26)	9 10 11 12	AD3/TBPWM AD2/ BUZ AD1/RXD1 AD0/TXD1
P1.4 P1.5 P1.6 P1.7	-		H-3	23(27) 24(28) 25(29) 26(30)	13 14 15 16	COM3/TCOUT/ TCPWM COM2 COM1 COM0
P2.0–P2. 7	I/O port with 1-bit-programmable pins; Schmitt trigger input or push- pull output and software assignable pull-ups.	I/O	H-4	30–37 (34–41)	17–24	PG0–PG7 SEG3–SEG10
P3.0 P3.1 P3.2 P3.3 P3.4 P3.5	I/O port with 1-bit-programmable pins; Schmitt trigger input or push- pull, open-drain output and software assignable pull-ups. Alternately used for external interrupt input (noise filters, interrupt enable and pending	I/O	H-3	42(4) 43(5) 44(6) 1(7) 2(8) 3(9)	25 26 27 28 29 30	INT4/SEG15 INT5/RXD0/SEG16 INT6/TXD0/SEG17 INT0/SEG18 INT1/TAOUT/ TAPWM/SEG19
P3.6	control).		nackago	4(10)	31	INT2/TACLK/ SEG20 INT3/TACAP/ SEG21

Note: Parentheses indicate pin numbers for the 42-pin SDIP package.



9

		Pin Numbers			
Pin Description	Pin Type	Circuit Type	44/42- Pin	32-Pin	Shared Pins
I/O port with 1-bit-programmable pins; Schmitt trigger input or push- pull, open-drain output and software assignable pull-ups. The P4 is not in the 32-pin package.	I/O	H-3	27(31) 28(32) 29(33) 38(42) 39(1) 40(2) 41(3)	_	SO/SEG0 SI/SEG1 SCK/SEG2 TD0OUT/TD0PWM TD0CAP/SEG11 TD0CLK/SEG12 TD1OUT/TD1PWM TD1CAP/SEG13 TD1CLK/SEG14
LCD common signal output.	I/O	H-3	26–24 (30–28) 23(27)	16–14 13	P1.7–P1.5 P1.4/TCOUT/ TCPWM
		H-2	18–16 (22–20) 14(–)	-	P0.7–P0.5/ AD4–AD6 P0.4/AD7
LCD segment signal output.	I/O	H-3	27(31) 28(32) 29(33)	-	P4.0/SO P4.1/SI P4.2/SCK
		H-4	30–37 (34–41)	17–24	P2.0–P2.7/ PG0–PG7
		H-3	38(42) 39(1) 40(2) 41(3) 42(4) 43(5) 44(6) 1(7) 2(8) 3(9) 4(10)	- - 25 26 27 28 29 30 31	P4.3/TD0OUT/ TD0PWM/TD0CAP P4.4/TD0CLK P4.5/TD1OUT/ TD1PWM/TD1CAP P4.6/TD1CLK P3.0/INT4 P3.1/INT5/RXD0 P3.2/INT6/TXD0 P3.3/INT0 P3.4/INT1/ TAOUT/TAPWM P3.5/INT2/TACLK P3.6/INT3/TACAP
	I/O port with 1-bit-programmable pins; Schmitt trigger input or push- pull, open-drain output and software assignable pull-ups. The P4 is not in the 32-pin package. LCD common signal output.	Pin DescriptionType//O port with 1-bit-programmable pins; Schmitt trigger input or push- pull, open-drain output and software assignable pull-ups. The P4 is not in the 32-pin package.//OLCD common signal output.I/OLCD segment signal output.I/O	Pin DescriptionTypeTypeI/O port with 1-bit-programmable pins; Schmitt trigger input or push- pull, open-drain output and software assignable pull-ups. The P4 is not in the 32-pin package.I/OH-3LCD common signal output.I/OH-3H-2LCD segment signal output.I/OH-3H-4H-3	Pin Description         Type         Type         Pin           //O port with 1-bit-programmable poins; Schmitt trigger input or push- pull, open-drain output and software assignable pull-ups. The P4 is not in the 32-pin package.         //O         H-3         27(31)           LCD common signal output.         //O         H-3         26-24 (30-28) 23(27)           LCD common signal output.         //O         H-3         26-24 (30-28) 23(27)           LCD segment signal output.         //O         H-3         27(31) 40(2) 41(3)           LCD segment signal output.         //O         H-3         27(31) 28(32) 29(33)           H-4         30-37 (34-41)         38(42) 39(1) 40(2) 41(3)         39(1) 40(2) 41(3) 42(4)           H-3         38(42) 39(1) 40(2) 41(3) 42(4)         39(1) 40(2) 41(3) 42(4)         39(1) 40(2) 41(3) 42(4)           H-3         38(42) 39(1) 40(2) 41(3)         38(42) 39(1) 40(2) 41(3)         38(42) 39(1) 40(2) 41(3)           H-3         38(42) 39(1) 40(2) 41(3)         38(42) 39(1) 40(2) 41(3)         38(42) 39(1) 40(2) 41(3)           H-4         30-37 (34-41)         1/O         H-3         38(42) 39(1) 40(2) 41(3) 42(4) 43(5)           H-4         30-37 (34-41)         1/O         1/O         1/O         1/O           H-3         38(42) 39(1) 40(2) 41(3)         1/O         1/O	Pin Description         Type         Type         Pin         32-Pin           I/O port with 1-bit-programmable pins; Schmitt trigger input or push- pull, open-drain output and software assignable pull-ups. The P4 is not in the 32-pin package.         I/O         H-3         27(31)         -           LCD common signal output.         I/O         H-3         26-24         16-14 $30(1)$ -           LCD common signal output.         I/O         H-3         26-24         16-14 $(30-28)$ 13 $23(27)$ H-2         18-16         -         (22-20)         14(-)         -         (28(32))         29(33)           LCD segment signal output.         I/O         H-3         27(31)         -         28(32)         29(33)           LCD segment signal output.         I/O         H-3         27(31)         -         28(32)         29(33)           H-4         30-37         17-24         (34-41)         -         39(1)         -           M(2)         -         39(1)         -         40(2)         -         40(2)         -           40(2)         -         41(3)         -         42(4)         25         43(5)         26           44(6)         27         <

## Table 1. S3F8S45 Pin Descriptions (Continued)

Note: Parentheses indicate pin numbers for the 42-pin SDIP package.



				Pin Nu	mbers	
Pin Names	Pin Description	Pin Type	Circuit Type	44/42- Pin	32-Pin	Shared Pins
AD0	LCD segment signal output.	I/O	F-2	22(26)	12	P1.3/TXD1
AD1			H-2	21(25)	11	P1.2/RXD1
AD2				20(24)	10	P1.1/BUZ
AD3				19(23)	9	P1.0/TBPWM
AD4–AD				18–16	_	P0.7–P0.5/
6				(22–20)		COM4–COM6
AD7				14	_	P0.4/COM7
AD8				13	_	P0.3/INT7
SCK	Serial interface clock.	I/O	H-3	29(33)	_	P4.2/SEG2
SO	Serial interface data output.	I/O	H-3	27(31)	—	P4.0/SEG0
SI	Serial interface data input.	I/O	H-3	28(32)	_	P4.1/SEG1
BUZ	Output pin for buzzer signal.	I/O	F-2	20(24)	10	P1.1/AD2
TXD0	UART0 data output, input.	I/O	H-3	44(6)	27	P3.2/INT6/SEG17
RXD0	-			43(5)	26	P3.1/INT5/SEG16
TXD1 RXD1	UART1 data output, input.	I/O	F-2	22(26) 21(25)	12 11	P1.3/AD0 P1.2//AD1
PG0–PG 7	Pattern generation output.	I/O	H-4	30–37 (34–41)	17–24	P2.0–P2.7/ SEG3–SEG10
TAOUT/ TAPWM	Timer A clock and PWM output.	I/O	H-3	2(8)	29	P3.4/INT1/SEG19
TACLK	Timer A external clock input.	I/O	H-3	3(9)	30	P3.5/INT2/SEG20
TACAP	Timer A capture input.	I/O	H-3	4(10)	31	P3.6/INT3/SEG21
TBPWM	Timer B PWM output.	I/O	F-2	19(23)	9	P1.0/AD3
TCOUT/ TCPWM	Timer C clock and PWM output.	I/O	H-3	23(27)	13	P1.4/COM3
TD0OUT/ TD0PWM	Timer D0 clock and PWM output.	I/O	H-3	38(42)	_	P4.3/TD0CAP/ SEG11
TD0CLK	Timer D0 external clock input.	I/O	H-3	39(1)	-	P4.4/SEG12
TD1CAP	Timer D1 capture input.	I/O	H-3	40(2)	_	P4.5/TD1OUT/ TD1PWM/SEG13

## Table 1. S3F8S45 Pin Descriptions (Continued)

Note: Parentheses indicate pin numbers for the 42-pin SDIP package.



				Pin Numbers		
Pin		Pin	Circuit	44/42-		-
Names	Pin Description	Туре	Туре	Pin	32-Pin	Shared Pins
INT0	External interrupt input pins.	I/O	H-3	1(7)	28	P3.3/SEG18
INT1				2(8)	29	P3.4/TAOUT/
						TAPWM/SEG19
INT2				3(9)	30	P3.5/TACLK/SEG20
INT3				4(10)	31	P3.6/TACAP/SEG21
INT4				42(4)	25	P3.0/SEG15
INT5				43(5)	26	P3.1/RXD0/SEG16
INT6				44(6)	27	P3.2/TXD0/SEG17
INT7			F-1	13	_	P0.3/AD8
AVREF	A/D converter reference voltage.	_	_	15(19)	8	_
nRESET	System reset pin with a pull-up resistor when it is selected as the nRESET by smart option.	I	В	12(18)	7	P0.2
XIN	Main oscillator pins.	_	_	8(14)	3	_
XOUT				7(13)	2	
X <sub>TIN</sub>	Crystal oscillator pins for subclock	_	_	10(16)	5	P0.0
X <sub>TOUT</sub>				11(17)	6	P0.1
TEST	Test pin: it must be connected to VSS.	Ι	_	9(15)	4	-
VDD	Power supply input pin.	_	_	5(11)	32	-
VSS	Ground pin.	_	_	6(12)	1	-
Note: Par	entheses indicate pin numbers for the 42-	pin SDIP	package.			

## Table 1. S3F8S45 Pin Descriptions (Continued)



# 1.5. Pin Circuits

Figure 5 shows the Type A pin circuit for Port 0.







Figure 6 shows the Type B pin circuit.



Schmitt Trigger





Embedded in Life An DIXYS Company 13

Figure 7 shows Type C pin circuit.




Figure 7. Pin Circuit, Type C

Figure 8 shows the Type D-1pin circuit for Port 0.2.





Figure 8. Pin Circuit, Type D-1



Figure 9 shows the Type D-2 pin circuit for P0.0–0.1.








Figure 10 shows the Type F-1 pin circuit for P0.3.








Figure 11 shows the Type F-2 pin circuit for P1.0 and P1.3.




Figure 11. Pin Circuit Type F-2 (P1.0–P1.3)



An DXYS Company

17

Figure 12 shows the Type H-1 pin circuit.




Figure 12. Pin Circuit Type H-1



Figure 13 shows the Type H-2 pin circuit for P0.4–P0.7.




Figure 13. Pin Circuit Type H-2



Figure 14 shows the Type H-3 pin circuit for P1.4–P1.7, P3.0–P3.6, and P4.0–P4.6.




Figure 14. Pin Circuit Type H-3



Figure 15 shows the Type H-4 pin circuit for P2.0–P2.7.




Figure 15. Pin Circuit Type H-4



# **Chapter 2. Address Space**

The S3F8S45 microcontroller features two types of address space:

- Internal program ROM
- Internal register file

A 16-bit address bus supports program memory operations. A separate 8-bit register bus carries addresses and data between the CPU and the register file.

The S3F8S45 MCU features 16KB of internal Flash ROM. The 256-byte physical register space is expanded into an addressable area of 320 bytes using addressing modes.

A 22-byte LCD display register file is implemented.

## 2.1. Program Memory

Program memory (ROM) stores program codes or table data. The S3F8S45 MCU features 16KB internal Flash program memory.

The first 256 bytes of the ROM space, 0h-0FFh, are reserved for interrupt vector addresses. Unused locations in this address range can be used as normal program memory. If you use the vector address area to store program code, be careful not to overwrite the vector addresses stored in these locations.

The ROM address at which program execution starts after a reset is 0100h.

The reset address of ROM can be changed by the smart option only in the S3F8S45 (full-Flash) device. Refer to the <u>Embedded Flash Memory Interface</u> chapter on page 327 to learn more.

The program memory address space is shown in Figure 16.









Figure 16. Program Memory Address Space

## 2.2. Smart Option

The *Smart Option*, diagrammed in Figure 17, is the ROM option for the start condition of the chip. The ROM address used for the smart option ranges from 003Ch to 003Fh. The S3F8S45 MCU uses only addresses in the range 003Eh to 003Fh.

When any values are written in the Smart Option area (i.e., 003Ch-003Fh) by an LDC instruction, the data in the area may be changed, but the Smart Option is not affected. Smart Option data should be written in this Smart Option area using an OTP/MTP programming tool.





**Notes:** 1. In Figure 17, by setting ISP reset vector change selection bit (3E.7) to 0, the ISP area becomes available. If this bit is 1, 3Eh.6 and 3Eh.5 are rendered meaningless.

2. If the ISP reset vector change selection bit (3Eh.7) is 0, the user must change the ISP reset vector address from 0100h to an address for which the user wants to set a reset



address (i.e., 0200h, 0300h, 0500h, or 0900h). If the reset vector address is 0200h, the ISP area can be assigned from 0100h to 01FFh (an area of 256 bytes). If 0300h, the ISP area can be assigned from 0100h to 02FFh (512 bytes). If 0500h, the ISP area can be assigned from 0100h to 04FFh (1024 bytes). If 0900h, the ISP area can be assigned from 0100h to 08FFh (2048 bytes).

- 3. If the ISP protection enable/disable bit is 0, user cannot erase or program the ISP area selected by 3Eh.1 and 3Eh.0 in Flash memory.
- 4. The user can select a suitable ISP protection size using 3Eh.1 and 3Eh.0. If the ISP protection enable/disable bit (3Eh.2) is 1, 3Eh.1 and 3Eh.0 are rendered meaning-less.
- 5. After selecting the ISP reset vector address when selecting the ISP protection size, do not select a value greater than the ISP area size.
- 6. If the P0.2/nRESET pin is selected as P0.2 by the Smart Option, then current consumption is added by the POR logic.

## 2.3. Register Architecture

In the S3F8S45 implementation, the upper 64-byte area of register files is expanded to two 64-byte areas, called *Set1* and *Set2*. The upper 32-byte area of Set1 is further expanded to two 32-byte register banks (Bank0 and Bank1), and the lower 32-byte area is a single 32-byte common area.

In the S3F8S45 MCU, the total number of addressable 8-bit registers is 617. Of these 617 registers, 13 bytes are designated for the CPU and system control registers, 76 bytes are designated for the peripheral control and data registers, 16 bytes are used as shared working registers, and 512 registers are designated for general-purpose use in page 0–page 1 (including 22 bytes for LCD display registers).

Set1 register locations can always be set, regardless of which of the ten register pages is currently selected. A Set1 location, however, can only be addressed using register addressing modes.

The extension of register space into separately addressable areas (sets, banks) is supported by multiple addressing mode restrictions: the select bank instructions, SB0 and SB1.

Specific register types and the area occupied in the S3F8S45 internal register space are summarized in Table 2.





#### Table 2. S3F8S45 Register Types

Register Type	Number of Bytes
General-purpose registers, including the 16-byte common working register area, the four 192-byte prime register areas (including LCD data registers), and four 64-byte Set 2 areas.	528
CPU and system control registers.	13
Mapped clock, peripheral, I/O control, and data registers.	76
Total addressable bytes.	617

Figure 18 shows the organization of the internal register file.



26




Figure 18. Internal Register File Organization



27

## 2.4. Register Page Pointer

The S3F8 Series architecture supports the logical expansion of the physical 256-byte internal register files (using an 8-bit data bus) into as many as 16 separately-addressable register pages. Page addressing is controlled by the Register Page Pointer (PP at address DFh). In the S3F8S45 microcontroller, a paged register file expansion is implemented for LCD data registers, and the register page pointer must be changed to address other pages.

After a reset, the page pointer's source value (i.e., its lower nibble) and the destination value (i.e., its upper nibble) are always 0000, automatically selecting Page 0 as the source and destination page for register addressing.

The contents of the Register Page Pointer (PP) Register are described in Table 3.

Bit	7	6	5	4	3	2	1	0		
Reset	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address				D	Fh					
Mode	Register Addressing Mode only									
Note: R = rea	ad only; R/W = r	ead/write.								
Bit	Descriptio	on								
[7:4]	0000: Dest 0001: Dest	Description         Destination Register Page Selection Bits <sup>1</sup> 0000: Destination: Page 0.         0001: Destination: Page 1.         0100: Destination: Page 4.								

#### Table 3. Register Page Pointer (PP; Set1, Bank0)

[3:0]	Source Register Page Selection Bits <sup>2</sup>
	0000: Source: Page 0.
	0001: Source: Page 1.
	0100: Source: Page 4.
	0101–1111: Reserved.

Notes:

1. In the S3F8S45 microcontroller, the internal register file is configured as three pages (pages 0–1, 4).

2. Pages 0–1 are used for the general purpose register file; Page 1 addresses 00h–15h are also used for the LCD Data Register.

The following example indicates how to use the Page Pointer to clear the contents of RAM (i.e., Page 0, Page 1).

LD PP,#00h ; Destination  $\leftarrow 0$ , Source  $\leftarrow 0$ SRP #0C0h





```
LD
                 R0,#0FFh ; Page 0 RAM clear starts
RAMCL0
           CLR
                 0R0
           DJNZ R0, RAMCLO
           CLR
                 @R0 ; R0 = 00h LD PP, #10h ; Destination ←
                          ; 1, Source \leftarrow 0
                 R0,#0FFh ; Page 1 RAM clear starts
           T'D
RAMCL1
           CLR
                 QRO
           DJNZ R0,RAMCL1
           CLR
                 @R0 ; R0 = 00h
```

**Note:** To learn more about the DJNZ instruction, see <u>page 125</u>.

## 2.5. Register Set1

The term Set1 refers to the upper 64 bytes of the register file, locations COh-FFh.

The upper 32-byte area of this 64-byte space (E0h-FFh) is divided into two 32-byte register banks, Bank0 and Bank1. The Set Register's SB0 or SB1 bank instructions are used to address one bank or the other. In the S3F8S45 microcontroller, Bank0 and Bank1 are implemented. A hardware reset operation always selects Bank0 addressing.

The upper two 32-byte areas of Set1 (E0h–FFh), Bank0 and Bank1, contain 68 mapped system and peripheral control registers. The lower 32-byte area contains 16 system registers (D0h–DFh) and a 16-byte common working register area (C0h–CFh). Use the common working register area as a *scratch* area for data operations being performed in other areas of the register file.

Registers in the Set1 location are directly accessible at all times using Register Addressing Mode. The 16-byte working register area can only be accessed using working register addressing. To learn more about working register addressing, see the <u>Addressing Modes</u> chapter on page 44.

## 2.6. Register Set2

The same 64-byte physical space that is used for Set1 location COh-FFh is logically duplicated to add another 64 bytes of register space. This expanded area of the register file is called *Set2*. The Set2 locations (COh-FFh) are accessible on pages 0–3 in the S3F8S45 MCU's register space.

The logical division of Set1 and Set2 is maintained by means of addressing mode restrictions: Use only Register Addressing Mode to access Set1 locations; to access registers in Set2, you must use Register Indirect Addressing Mode or Indexed Addressing Mode. The Set2 register area is commonly used for stack operations.



29

## 2.7. Prime Register Space

The lower 192 bytes of the 256-byte physical internal register file (00h–BFh) are called the *prime register space* or, more simply, the *prime area*. Prime registers can be accessed using any of the seven addressing modes (to learn more, see the <u>Addressing Modes</u> chapter on page 44).

The prime register area on Page 0 is immediately addressable following a reset. To address the prime registers on pages 0 or 1, you must set the register page pointer (PP) to the appropriate source and destination values.

Figure 19 shows a map of the Set1, Set2, LCD Data, and prime register space.




Figure 19. Set1, Set2, Prime Area Register and LCD Data Register Map

## 2.8. Working Registers

Instructions can access specific 8-bit registers or 16-bit register pairs using either 4-bit or 8-bit address fields. When 4-bit working register addressing is used, the 256-byte register file can be seen by the programmer as consisting of thirty-two 8-byte register groups, or *slices*. Each slice consists of eight 8-bit registers.



When using the two 8-bit register pointers, RP1 and RP0, two working register slices can be selected at any time to form a 16-byte working register block. When using these register pointers, you can move this 16-byte register block anywhere in the addressable register file, except for the Set2 area.

The terms *slice* and *block* are used in this document to help readers visualize the size and relative locations of selected working register spaces, as follows:

- One working register *slice* is 8 bytes (eight 8-bit working registers; R0–R7 or R8–R15)
- One working register *block* is 16 bytes (sixteen 8-bit working registers; R0–R15)

All of the registers in an 8-byte working register slice have the same binary value for their five most significant address bits, thereby making it possible for each register pointer to point to one of the 24 slices in the register file. The base addresses for the two selected 8-byte register slices are contained in register pointers RP0 and RP1.

After a reset, RP0 and RP1 always point to the 16-byte common area in Set1 (C0h–CFh). Figure 20 illustrates the 8-byte working register areas (i.e., slices).




Figure 20. 8-Byte Working Register Areas

## 2.9. Using the Register Pointers

Register pointers RP0 and RP1, mapped to addresses D6h and D7h in Set1, are used to select two movable 8-byte working register slices in the register file. After a reset, they

point to the working register common area; RP0 points to addresses C0h–C7h, and RP1 points to addresses C8h–CFh.

To change a register pointer value, load a new value to RP0 and/or RP1 using an SRP or LD instruction; see Figures 21 and 22.




Figure 21. Contiguous 16-Byte Working Register Block




Figure 22. Noncontiguous 16-Byte Working Register Block

With working register addressing, you can only access those two 8-bit slices of the register file that are currently pointed to by RP0 and RP1. You cannot, however, use the register



pointers to select a working register space in Set2, COh to FFh, because these locations can be accessed only using the Indirect Register or Indexed Addressing modes.

The selected 16-byte working register block usually consists of two contiguous 8-byte slices. As a general programming guideline, Zilog recommends that RP0 point to the lower slice and RP1 point to the upper slice; see Figure 20 on page 30. In some cases, it may be necessary to define working register areas in different (noncontiguous) areas of the register file. In Figure 21, RP0 points to the *upper* slice and RP1 to the *lower* slice.

Because a register pointer can point to the either of the two 8-byte slices in the working register block, you can define the working register area very flexibly to support program requirements, as indicated in the following two examples.

#### **Setting the Register Pointers**

SRP	#70h	;	RP0	←	70h, RP1 ←	78h
SRP1	#48h	;	RP0	←	no change,	RP1 ← 48h
SRP0	#0A0h	;	RP0	←	A0h, RP1 $\leftarrow$	no change
CLR	RP0	;	RP0	←	00h, RP1 $\leftarrow$	no change
LD	RP1, #0F8h	;	RP0	←	no change,	RP1 ← 0F8h

#### Using Register Pointers to Calculate the Sum of a Series of Registers

Calculate the sum of registers 80h to 85h using the register pointer. The register addresses 80h through 85h contains the values 10h, 11h, 12h, 13h, 14h, and 15h, respectively:

SRP0	#80h	; RP0 ← 80h
ADD	R0,R1	; R0 ← R0 + R1
ADC	R0,R2	; R0 ← R0 + R2 + C
ADC	R0,R3	; R0 ← R0 + R3 + C
ADC	R0,R4	; R0 ← R0 + R4 + C
ADC	R0,R5	; R0 ← R0 + R5 + C

The sum of these six registers, 6Fh, is located in the R0 Register (80h). The instruction string used in this example takes 12 bytes of instruction code, and its execution time is 36 cycles. If the register pointer is not used to calculate the sum of these registers, the following instruction sequence must be used:

ADD	80h,81h	;	80h ←	(80h)	+	(81h)		
ADC	80h,82h	;	80h ←	(80h)	+	(82h)	+	С
ADC	80h,83h	;	80h ←	(80h)	+	(83h)	+	С
ADC	80h,84h	;	80h ←	(80h)	+	(84h)	+	С
ADC	80h,85h	;	80h ←	(80h)	+	(85h)	+	С



As a result, the sum of the six registers is also located in register 80h. However, this instruction string takes 15 bytes of instruction code rather than 12 bytes, and its execution time is 50 cycles rather than 36 cycles.

## 2.10. Register Pointer Registers

The contents of the Register Pointer 0 (RP0) and Register Pointer 1 (RP1) registers are described in Tables 4 and 5.

Bit	7	6	5	4	3	2	1	0
Reset	1	1	0	0	0	_	_	_
R/W	R/W	R/W	R/W	R/W	R/W	_	_	_
Address				D	6h			
Mode			Reg	ister Addre	ssing Mode	only		
Note: R = rea	ad only; R/W = r	ead/write.						
Bit	Descriptio	on						
[7:3]	Register p in the regis at one time	ster file. Usi e as the act	n independe ng register ive working	ently point to pointers RF register sp	o one of the 20 and RP1 ace. After a egister slice	, select two reset, RP0	o 8-byte region 8-byte region 10 to	ister slices
[2:0]	Reserved				-			

#### Table 4. Register Pointer 0 (RP0; Set1)

The contents of the Register Pointer 1 (RP1) Register are described in Table 5.

Table 5. Register Pointer 1 (RP1; Set1, Bank0)
------------------------------------------------

Bit	7	6	5	4	3	2	1	0
Reset	1	1	0	0	1	_	-	_
R/W	R/W	R/W	R/W	R/W	R/W	_	_	_
Address				D	7h			
Mode		Register Addressing Mode only						
Note: R = read	d only; R/W = r	ead/write.			<u> </u>	- ,		



Bit	Description
[7:3]	<b>Register Pointer 1 Address Value</b> Register pointer 1 can independently point to one of the 256-byte working register areas in the register file. Using register pointers RP0 and RP1, select two 8-byte register slices at one time as the active working register space. After a reset, RP1 points to C8h in register Set1, selecting the 8-byte working register slice C8h–CFh.
[2:0]	Reserved

## 2.11. Register Addressing

The S3F8 Series register architecture provides an efficient method of working register addressing that takes full advantage of shorter instruction formats to reduce execution time.

With Register (R) Addressing Mode, in which an operand value in contained in a specific register or register pair, you can access all locations in the register file except for Set2. With working register addressing, use a register pointer to specify an 8-byte working register space in the register file and an 8-bit register within that space.

Registers are addressed either as a single 8-bit register or as a paired 16-bit register space. In a 16-bit register pair, the address of the first 8-bit register is always an even number and the address of the next register is always an odd number. The most significant byte of the 16-bit data is always stored in the even-numbered register; the least significant byte is always stored in the next (+ 1) odd-numbered register.

Working register addressing differs from register addressing because it uses a register pointer to identify a specific 8-byte working register space in the internal register file, and a specific 8-bit register within that space; see Figures 23 and 24.

MSB	LSB	n = Even address
Rn	Rn+1	

Figure 23. 16-Bit Register Pair



35




Figure 24. Register File Addressing

## 2.12. Common Working Register Area

After a reset, register pointers RP0 and RP1 automatically select two 8-byte register slices in Set1, locations C0h to CFh, as the active 16-byte working register block, as shown below.

- RP0  $\rightarrow$  C0h-C7h
- RP1  $\rightarrow$  C8h-CFh



36

This 16-byte address range is called the *common working area*. Essentially, locations in this area can be used as working registers by operations that address any location on any page in the register file. Typically, these working registers serve as temporary buffers for data operations between different pages. See Figure 25.




Figure 25. Common Working Register Area

#### Addressing the Common Working Register Area

As the following two examples show, you should access working registers in the common area, locations COh to CFh, using working Register Addressing Mode only.

#### Example 1

LD 0C2h, 40h ; Invalid addressing mode!

Use working register addressing instead:

SRP # 0C0h LD R2, 40h ; R2 (C2h)  $\leftarrow$  the value in location 40h

#### Example 2

ADD 0C3h, #45h ; Invalid addressing mode!

Use working register addressing instead:

SRP #0C0h
ADD R3, #45h ; R3 (C3h) ← R3 + 45h



37

## 2.13. 4-Bit Working Register Addressing

Each register pointer defines a movable 8-byte slice of working register space. The address information stored in a register pointer serves as an addressing window that makes it possible for instructions to access working registers very efficiently using short 4-bit addresses. When an instruction addresses a location in the selected working register area, the address bits are concatenated in the following way to form a complete 8-bit address:


- The high-order bit of the 4-bit address selects one of the register pointers (i.e., 0 selects RP0, 1 selects RP1)
- The five high-order bits in the register pointer select an 8-byte slice of the register space
- The three low-order bits of the 4-bit address select one of the eight registers in the slice

As shown in Figure 26, the result of this operation is that the five high-order bits from the register pointer are concatenated with the three low-order bits from the instruction address to form the complete address. As long as the address stored in the register pointer remains unchanged, the three bits from the address will always point to an address in the same 8-byte register slice.

Figure 27 shows a typical example of 4-bit working register addressing. The high-order bit of the INC-R6 instruction is 0, which selects RP0. The five high-order bits stored in RP0 (01110b) are concatenated with the three low-order bits of the instruction's 4-bit address (110b) to produce the register address 76h (01110110b).



38



8-bit register address

Figure 26. 4-Bit Working Register Addressing




Figure 27. 4-Bit Working Register Addressing Example



39

## 2.14. 8-Bit Working Register Addressing

Use 8-bit working register addressing to access registers in a selected working register area. To initiate 8-bit working register addressing, the upper four bits of the instruction address must contain the 4-bit value, 1100b. This value indicates that the remaining four bits have the same effect as 4-bit working register addressing.

As shown in Figure 28, the lower nibble of the 8-bit address is concatenated in much the same way as for 4-bit addressing: bit 3 selects either RP0 or RP1, which then supplies the five high-order bits of the final address. The three low-order bits of the complete address are provided by the original instruction.





Figure 28. 8-Bit Working Register Addressing

Figure 29 shows an example of 8-bit working register addressing. The four high-order bits of the instruction address (1100b) specify 8-bit working register addressing. Bit 4 (1) selects RP1, and the five high-order bits in RP1 (10101b) become the five high-order bits of the register address. The three low-order bits of the register address (011) are provided by the three low-order bits of the 8-bit instruction address. The five-address bits from RP1



40

and the three address bits from the instruction are concatenated to form the complete register address, OABh (10101011b).





## 2.15. System and User Stack

S3F8 Series microcontrollers use the system stack for subroutine calls and returns and to store data. The PUSH and POP instructions are used to control system stack operations. The S3F8S45 architecture supports stack operations in the internal register file.

## 2.16. Stack Operations

Return addresses for procedure calls, interrupts, and data are stored on the stack. The contents of the PC are saved to stack by a CALL instruction and restored by the RET instruction. When an interrupt occurs, the contents of the PC and the Flags registers are pushed to the stack. The IRET instruction then pops these values back to their original locations. The stack address value is always decreased by one before a push operation and increased by one after a pop operation. The stack pointer (SP) always points to the stack frame stored on the top of the stack, as shown in Figure 30.






Figure 30. Stack Operations

### 2.17. User-Defined Stacks

Stacks in the internal register file can defined as data storage locations. The PUSHUI, PUSHUD, POPUI, and POPUD instructions support user-defined stack operations.

### 2.18. Stack Pointers

Register locations D8h and D9h contain the 8-bit stack pointer (SPL) that is used for system stack operations. The most significant byte of the SP address, SP15–SP8, is stored in the SPH Register (D8h), and the least significant byte, SP7–SP0, is stored in the SPL Register (D9h). After a reset, the SP value is undetermined.

Because only internal memory space is implemented in the S3F8S45 MCU, the SPL must be initialized to an 8-bit value in the range 00h-FFh. The SPH Register is not required and can be used as a general-purpose register, if necessary.

When the SPL Register contains the only stack pointer value (i.e., when it points to a system stack in the register file), you can use the SPH Register as a general-purpose data register. However, if an overflow or underflow condition occurs as a result of increasing or decreasing the stack address value in the SPL Register during normal stack operations, the value in the SPL Register will overflow (or underflow) to the SPH Register, thereby overwriting any other data that is currently stored there. To avoid overwriting data in the SPH Register, initialize the SPL value to FFh instead of 00h.

The following example shows how to perform stack operations in the internal register file using the PUSH and POP instructions.





#### Standard Stack Operations Using PUSH and POP

```
LD
        SPL, #OFFh ; SPL \leftarrow FFh; (Normally, the SPL is set to
                               ; OFFh by the initialization
                                ; routine)
٠
.
PUSH
      PP
                  ; Stack address OFEh \leftarrow PP
     RP0
                   ; Stack address OFDh \leftarrow RPO
PUSH
PUSH RP1
                  ; Stack address 0FCh ← RP1
PUSH R3
                   ; Stack address OFBh ← R3
٠
•
•
POP
      R3
                   ; R3 - Stack address OFBh
       RP1
POP
                   ; RP1 ← Stack address OFCh
POP
      RP0
                  ; RP0 ← Stack address OFDh
POP
      PP
                   ; PP \leftarrow Stack address OFEh
```

The contents of the Stack Pointer High Byte (SPH) and Stack Pointer Low Byte (SPL) registers are described in Tables 6 and 7.

#### Table 6. Stack Pointer High Byte (SPH; Set1)

Bit	7	6	5	4	3	2	1	0		
Reset	Х	х	х	х	х	х	х	х		
R/W				R	/W					
Address				D	8h					
Mode	Register Addressing Mode only									
Note: R = read	only; R/W = re	ead/write.								
Bit	Descriptio	n								

[7:0]	Stack Pointer Address High Byte
	The high-byte stack pointer value is the upper eight bits of the 16-bit stack pointer address (SP15–SP8). The lower byte of the stack pointer value is located in register SPL (D9H). The SP value is undefined following a reset.





#### Table 7. Stack Pointer Low Byte (SPL; Set1)

Bit	7	6	5	4	3	2	1	0		
Reset	х	х	х	Х	Х	Х	Х	Х		
R/W	R/W									
Address	D9h									
Mode	Register Addressing Mode only									
Note: R = re	ad only; R/W = r	ead/write.								
Bit	Description									
[7:0]	Stack Pointer Address Low Byte The low-byte stack pointer value is the lower eight bits of the 16-bit stack pointer address (SP7–SP0). The upper byte of the stack pointer value is located in register SPH (D8h). The SP value is undefined following a reset.									



ΔΔ

# **Chapter 3. Addressing Modes**

The program counter is used to fetch instructions that are stored in program memory for execution. Instructions indicate the operation to be performed and the data to be operated on. Addressing Mode is the method used to determine the location of the data operand. The operands specified in instructions may be condition codes, immediate data, or a location in the register file, program memory, or data memory.

The S3F8 Series instruction set supports the following seven explicit addressing modes; not all of these addressing modes are available for each instruction.


- Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct Address (DA)
- Indirect Address (IA)
- Relative Address (RA)
- Immediate (IM)

### 3.1. Register Addressing Mode

In Register Addressing Mode (R), the operand is the content of a specified register or register pair; see Figure 31. Working register addressing differs from register addressing because it uses a register pointer to specify an 8-byte working register space in the register file and an 8-bit register within that space; see Figure 32.







Sample Instruction:








Figure 32. Working Register Addressing




46

## 3.2. Indirect Register Addressing Mode

In Indirect Register (IR) Addressing Mode, the contents of the specified register or register pair represent the address of the operand. Depending on the instruction used, the actual address may point to a register in the register file, to program memory (ROM), or to an external memory space, if implemented; see Figures 33 through 36.

Use any 8-bit register to indirectly address another register. Any 16-bit register pair can be used to indirectly address another memory location. Remember, however, that locations C0h-FFh in Set1 cannot be accessed using Indirect Register Addressing Mode.



Sample Instruction:

RL @SHIFT ; Where SHIFT is the label of an 8-bit register address

#### Figure 33. Indirect Register Addressing to Register File






Figure 34. Indirect Register Addressing to Program Memory




Figure 35. Indirect Working Register Addressing to Register File






Figure 36. Indirect Working Register Addressing to Program or Data Memory

## 3.3. Indexed Addressing Mode

Indexed (X) Addressing Mode adds an offset value to a base address during instruction execution to calculate the effective operand address; see Figure 37. Use Indexed Addressing Mode to access locations in the internal register file or in external memory. You cannot, however, access locations COh-FFh in Set1 using indexed addressing.







Figure 37. Indexed Addressing to Register File

In short offset Indexed Addressing Mode, the 8-bit displacement is treated as a signed integer in the range -128 to +127. This displacement applies to external memory accesses only; see Figure 38.






#### Figure 38. Indexed Addressing to Program or Data Memory with Short Offset

For register file addressing, an 8-bit base address provided by the instruction is added to an 8-bit offset contained in a working register. For external memory accesses, the base address is stored in the working register pair designated in the instruction. The 8-bit or 16bit offset provided in the instruction is then added to the base address; see Figure 39.





#### Figure 39. Indexed Addressing to Program or Data Memory

The only instruction that supports Indexed Addressing Mode for the internal register file is the Load instruction (LD). The LDC and LDE instructions support Indexed Addressing Mode for internal program memory and for external data memory (if implemented).

## 3.4. Direct Address Mode

In Direct Address (DA) Mode, the instruction provides the operand's 16-bit memory address. Jump (JP) and Call (CALL) instructions use this addressing mode to specify the 16-bit destination address that is loaded into the PC whenever a JP or CALL instruction is executed.



52

The LDC and LDE instructions can use Direct Address Mode to specify the source or destination address for Load operations to program memory (LDC) or to external data memory (LDE), if implemented. See Figures 40 and 41.





Figure 40. Direct Addressing for Load Instructions



53



Sample Instructions:

JP C,JOB1 ; Where JOB1 is a 16-bit immediate address CALL DISPLAY ; Where DISPLAY is a 16-bit immediate address

Figure 41. Direct Addressing for Call and Jump Instructions


## 3.5. Indirect Address Mode

In Indirect Address (IA) Mode, the instruction specifies an address located in the lowest 256 bytes of program memory. The selected pair of memory locations contains the actual address of the next instruction to be executed. Only the CALL instruction can use Indirect Address Mode.

Because Indirect Address Mode assumes that the operand is located in the lowest 256 bytes of program memory, only an 8-bit address is supplied in the instruction; the upper bytes of the destination address are assumed to be all zeros. See Figure 42.



54




#### Figure 42. Indirect Addressing

### 3.6. Relative Address Mode

In Relative Address (RA) Mode, a two's-complement signed displacement between -128 and +127 is specified in the instruction. This displacement value is then added to the current PC value. The result is the address of the next instruction to be executed. Before this addition occurs, the PC contains the address of the instruction immediately following the current instruction.

Several program control instructions use Relative Address Mode to perform conditional jumps. The instructions that support RA addressing are BTJRF, BTJRT, DJNZ, CPIJE, CPIJNE, and JR. See Figure 43.





Sample Instructions:

JR ULT,\$+OFFSET ; Where OFFSET is a value in the range +127 to -128

Figure 43. Relative Addressing

### 3.7. Immediate Mode

In Immediate (IM) Addressing Mode, the operand value used in the instruction is the value supplied in the operand field itself. The operand may be one byte or one word in length, depending on the instruction used. Immediate Addressing Mode is useful for loading constant values into registers. See Figure 44.

Program Memory	1			
OPERAND				
OPCODE				
	٦			

(The Operand value is in the instruction)

Sample Instruction:

LD R0,#0AAH

#### Figure 44. Immediate Addressing



56

# **Chapter 4. Control Registers**

This chapter describes the S3F8S45 MCU's control registers. Data and counter registers are not described in this chapter; information about all registers used by a specific peripheral is presented in corresponding chapters.

Table 8 identifies the names, mnemonics, decimal and hex equivalents, and read/write settings of the Set1, Bank0 mapped registers; click to the linked page to review the contents of each. The hardware reset value for each mapped register is described in the <u>Reset and</u> <u>Power-Down</u> chapter on page 194.

Register Name	Mnemonic	Page #	Decimal	Hex	R/W
Basic Timer Control	BTCON	<u>229</u>	211	D3h	R/W
System Clock Control	CLKCON	<u>190</u>	212	D4h	R/W
Flags	FLAGS	<u>86</u>	213	D5h	R/W
Register Pointer 0	RP0	<u>33</u>	214	D6h	R/W
Register Pointer 1	RP1	<u>33</u>	215	D7h	R/W
Stack Pointer High Byte	SPH	<u>42</u>	216	D8h	R/W
Stack Pointer Low Byte	SPL	<u>43</u>	217	D9h	R/W
Instruction Pointer High Byte	IPH	<u>79</u>	218	DAh	R/W
Instruction Pointer Low Byte	IPL	<u>80</u>	219	DBh	R/W
Interrupt Request	IRQ	<u>74</u>	220	DCh	R
Interrupt Mask	IMR	<u>76</u>	221	DDh	R/W
System Mode	SYM	<u>69</u>	222	DEh	R/W
Register Page Pointer	PP	<u>27</u>	223	DFh	R/W

#### Table 8. Set1 Registers

Table 9 identifies the names, mnemonics, decimal and hex equivalents, and read/write settings of the Page 4 registers.

#### Table 9. Page 4 Registers

Register Name	Mnemonic	Page #	Decimal	Hex	R/W
Reset Source Indicating	RESETID	<u>199</u>	0	00h	R/W
Timer D0 Control	TD0CON	<u>250</u>	1	01h	R/W
Timer D0 Counter High Byte	TD0CNTH	_	2	02h	R
Timer D0 Counter Low Byte	TD0CNTL	-	3	03h	R
Timer D0 Data High Byte	TD0DATAH	_	4	04h	R/W

Zilog Embedded in Life An IXYS Company

57

### Table 9. Page 4 Registers (Continued)

Register Name	Mnemonic	Page #	Decimal	Hex	R/W
Timer D0 Data Low Byte	TD0DATAL	-	5	05h	R/W
Timer D1 Control	TD1CON	<u>257</u>	10	0Ah	R/W
Timer D1 Counter High Byte	TD1CNTH	_	6	06h	R
Timer D1 Counter Low Byte	TD1CNTL	-	7	07h	R
Timer D1 Data High Byte	TD1DATAH	_	8	08h	R/W
Timer D1 Data Low Byte	TD1DATAL	_	9	09h	R/W

#### Table 10. Set1, Bank0 Registers

Register Name	Mnemonic	Page #	Decimal	Hex	R/W
A/D Converter Data High Byte	ADDATAH	<u>281</u>	208	D0h	R
A/D Converter Data Low Byte	ADDATAL <u>281</u>		209	D1h	R
A/D Converter Control	ADCON	<u>280</u>	210	D2h	R/W
Timer A Counter	TACNT	-	224	E0h	R
Timer A Data	TADATA	-	225	E1h	R/W
Timer A Control	TACON	<u>234</u>	226	E2h	R/W
Timer B Control	TBCON	<u>240</u>	227	E3h	R/W
Timer B Data High Byte	TBDATAH	_	228	E4h	R/W
Timer B Data Low Byte	TBDATAL	-	229	E5h	R/W
Watch Timer Control	WTCON	<u>264</u>	230	E6h	R/W
SIO Control	SIOCON	<u>285</u>	231	E7h	R/W
SIO Data	SIODATA	-	232	E8h	R/W
SIO Prescaler	SIOPS	<u>286</u>	233	E9h	R/W
Timer C Counter	TCCNT	_	234	EAh	R
Timer C Data	TCDATA	-	235	EBh	R/W
Timer C Control	TCCON	<u>246</u>	236	ECh	R/W
STOP Control	STPCON	<u>192</u>	237	EDh	R/W
UART0 Control High Byte	UART0CONH	<u>290</u>	238	EEh	R/W
UART0 Control Low Byte	UART0CONL	<u>292</u>	239	EFh	R/W
UART0 Data	UDATA0	<u>293</u>	240	F0h	R/W
UART0 Baud Rate Data	BRDATA0	<u>293</u>	241	F1h	R/W
UART1 Control High Byte	UART1CONH	<u>305</u>	242	F2h	R/W
UART1 Control Low Byte	UART1CONL	<u>307</u>	243	F3h	R/W



Table 10. Set1, Bank0 Registers (Continued)

Register Name	Mnemonic	Page #	Decimal	Hex	R/W	
UART1 Data	UDATA1	<u>308</u>	244	F4h	R/W	
UART1 Baud Rate Data	BRDATA1	<u>308</u>	245	F5h	R/W	
Flash Memory sector Address High Byte	FMSECH	<u>330</u>	246	F6h	R/W	
Flash Memory sector Address Low Byte	FMSECL	<u>331</u>	247	F7h	R/W	
Flash Memory User Programming Enable	FMUSR	<u>329</u>	248	F8h	R/W	
Flash Memory Control	FMCON	<u>328</u>	249	F9h	R/W	
Oscillator Control	OSCCON	<u>191</u>	250	FAh	R/W	
Interrupt Pending	INTPND	<u>76</u>	251	FBh	R/W	
Location FCh is not mapped.						
Basic Timer Counter	BTCNT	_	253	FDh	R	
Location FEh is not mapped.						
Interrupt Priority Register	IPR	<u>73</u>	255	FFh	R/W	

#### Table 11. Set1, Bank1 Registers

Register Name	Mnemonic	Page #	Decimal	Hex	R/W
Port 0 Control High Byte	P0CONH	<u>205</u>	208	D0h	R/W
Port 0 Control Low Byte	P0CONL	<u>206</u>	209	D1h	R/W
Port 0 Pull-up Resistor Enable	P0PUR	<u>207</u>	210	D2h	R/W
Port 1 Control High Byte	P1CONH	<u>208</u>	224	E0h	R/W
Port 1 Control Low Byte	P1CONL	<u>209</u>	225	E1h	R/W
Port 1 Pull-up Resistor Enable	P1PUR	<u>210</u>	226	E2h	R/W
Port 1 n-Channel Open-drain Mode	PNE1	<u>211</u>	227	E3h	R/W
Port 2 Control High Byte	P2CONH	<u>212</u>	228	E4h	R/W
Port 2 Control Low Byte	P2CONL	<u>213</u>	229	E5h	R/W
Port 2 Pull-up Resistor Enable	P2PUR	<u>214</u>	230	E6h	R/W
Port 0/3 Interrupt Pending	P03PND	<u>217</u>	231	E7h	R/W
Port 0/3 Interrupt Control High Byte	P03INTH	<u>220</u>	232	E8h	R/W
Port 0/3 Interrupt Control Low Byte	P03INTL	<u>221</u>	233	E9h	R/W
Port 3 Control High Byte	P3CONH	<u>215</u>	234	EAh	R/W
Port 3 Control Low Byte	P3CONL	<u>216</u>	235	EBh	R/W

Zilog Embedded in Life An DXYS Company

Register Name	Mnemonic	Page #	Decimal	Hex	R/W
Port 3 Pull-up Resistor Enable	P3PUR	<u>218</u>	236	ECh	R/W
Port 3 n-Channel Open-drain Mode	PNE3	<u>219</u>	237	EDh	R/W
Port 4 Control High Byte	P4CONH	<u>222</u>	238	EEh	R/W
Port 4 Control Low Byte	P4CONL	<u>224</u>	239	EFh	R/W
Port 0 Data	P0	-	240	F0h	R/W
Port 1 Data	P1	-	241	F1h	R/W
Port 2 Data	P2	-	242	F2h	R/W
Port 3 Data	P3	-	243	F3h	R/W
Port 4 Data	P4	-	244	F4h	R/W
Port 4 Pull-up Resistor Enable	P4PUR	<u>225</u>	245	F5h	R/W
Port 4 n-Channel Open-drain Mode	PNE4	<u>226</u>	246	F6h	R/W
Pattern Generation Control	PGCON	<u>321</u>	247	F7h	R/W
Pattern Generation Data	PGDATA	-	248	F8h	R/W
LCD Control	LCON	<u>268</u>	249	F9h	R/W
LCD Mode Control	LMOD	<u>269</u>	250	FAh	R/W
Battery Level Detection Control	BLDCON	<u>325</u>	251	FBh	R/W
Watch-Dog Timer Control	WDTCON	<u>230</u>	252	FCh	R/W
Locations FDh-FFh are not mapped					

### Table 11. Set1, Bank1 Registers (Continued)

59



60

# Chapter 5. Interrupt Structure

The S3F8 Series interrupt structure has three basic components: levels, vectors, and sources. The SAM88 RC CPU recognizes up to eight interrupt levels and supports up to 128 interrupt vectors. When a specific interrupt level has more than one vector address, the vector priorities are established in hardware. A vector address can be assigned to one or more sources.

## 5.1. Levels

Interrupt levels are the main unit for interrupt priority assignment and recognition. All peripherals and I/O blocks can issue interrupt requests. In other words, peripheral and I/O operations are interrupt-driven. There are eight possible interrupt levels: IRQ0–IRQ7, also called Level 0–Level 7. Each interrupt level directly corresponds to an interrupt request number (IRQn). The total number of interrupt levels used in the interrupt structure varies from device to device. The S3F8S45 MCU's interrupt structure recognizes eight interrupt levels.

The interrupt level numbers 0 through 7 do not necessarily indicate the relative priority of the levels; they are simply identifiers for the interrupt levels that are recognized by the CPU. The relative priority of different interrupt levels is determined by settings in the Interrupt Priority (IPR) Register. Interrupt group and subgroup logic controlled by IPR Register settings lets you define more complex priority relationships between different levels.

## 5.2. Vectors

Each interrupt level can have one or more interrupt vectors, or it may have no vector address assigned at all. The maximum number of vectors that can be supported for a given level is 128. (The actual number of vectors used for S3F8 Series devices is always much smaller.) If an interrupt level has more than one vector address, the vector priorities are set in hardware. The S3F8S45 MCU uses twenty-two vectors.

## 5.3. Sources

A source is any peripheral that generates an interrupt. For example, a source can be an external pin or a counter overflow. Each vector can have several interrupt sources. In the S3F8S45 MCU's interrupt structure, there are 22 possible interrupt sources.



61

When a service routine starts, the respective pending bit is either cleared automatically by hardware or by program software. The characteristics of the source's pending mechanism determine which method is used to clear its respective pending bit.

## 5.4. Interrupt Types

The three components of the S3F8 Series interrupt structure described previously – levels, vectors, and sources – are combined to determine the interrupt structure of an individual device and to make full use of its available interrupt logic. There are three possible combinations of interrupt structure components, called interrupt types 1, 2, and 3. These three types differ in the number of vectors and interrupt sources assigned to each level, as follows.

- Type 1: 1 level (IRQn)+1 vector (V1)+one source (S1)
- Type 2: 1 level (IRQn)+1 vector (V1)+multiple sources (S1–Sn)
- Type 3: 1 level (IRQn)+multiple vectors (V1–Vn)+multiple sources (S1–Sn, Sn+1–Sn+m)

In the S3F8S45 microcontroller, all three interrupt types are implemented; see Figure 45.




Figure 45. S3F8 Series Interrupt Types

**Note:** In Figure 45, the number of Sn and Vn values is expandable. In the S3F8S45 implementation, interrupt types 1 and 3 are used.



#### 62

## 5.5. Interrupt Structure

The S3F8S45 microcontroller supports twenty-two interrupt sources, all of which have a corresponding interrupt vector address. Eight interrupt levels are recognized by the CPU in this device-specific interrupt structure, as shown in Figure 46.

When multiple interrupt levels are active, the Interrupt Priority (IPR) Register determines the order in which contending interrupts are to be serviced. If multiple interrupts occur within the same interrupt level, the interrupt with the lowest vector address is usually processed first (The relative priorities of multiple interrupts within a single level are fixed in hardware).

When the CPU grants an interrupt request, interrupt processing starts: All other interrupts are disabled and the program counter value and status flags are pushed to stack. The starting address of the service routine is fetched from the appropriate vector address (plus the next 8-bit value to concatenate the full 16-bit address) and the service routine is executed.

Levels	Vectors	Sources	Reset/Clear
nRESET	100H	Basic Timer Overflow	H/W
IRQ0 —	CEH	Timer A Match/Capture	H/W, S/W
	D0н	Timer A Overflow	H/W, S/W
IRQ1 —	—— D2H ———	Timer B Match	H/W
IRQ2 —	——— D4H ————	Timer C Match/Overflow	H/W, S/W
	D8H	Timer D0 Match/Capture	H/W, S/W
IRQ3 —	DAH	Timer D0 Overflow	H/W, S/W
	DCH	Timer D1 Match/Capture	H/W, S/W
	└── DEH ────	Timer D1 Overflow	H/W, S/W
IRQ4 —	E4H	SIO Interrupt	S/W
	⊐ Е6Н	Watch Timer Overflow	S/W
	E8H	UART 0 Data Transmit	S/W
IDOC	EAH	UART 0 Data Receive	S/W
IRQ5 —	ECH	UART 1 Data Transmit	S/W
	L EEH	UART 1 Data Receive	S/W
	FOH	P3.3 External Interrupt	S/W
	F2H	P3.4 External Interrupt	S/W
IRQ6 —	– F4H –	P3.5 External Interrupt	S/W
	F6H	P3.6 External Interrupt	S/W
	F8H	P3.0 External Interrupt	S/W
	FAH	P3.1 External Interrupt	S/W
IRQ7 —	FCH	P3.2 External Interrupt	S/W
	L FEH	P0.3 External Interrupt	S/W

Figure 46. S3F8S45 Interrupt Structure





- **Notes:** 1. In Figure 46, within a given interrupt level, the low vector address has high priority. For example, within the IRQ0 level, CEh has higher priority than D0h. Priorities within each level are set at the factory.
  - 2. External interrupts are triggered by a rising or falling edge, depending on the corresponding control register setting.

### 5.6. Interrupt Vector Addresses

All interrupt vector addresses for the S3F8S45 interrupt structure are stored in the vector address area of the internal 16KB ROM, 0h-3FFFh; see Figure 47.




Figure 47. ROM Vector Address Area



Allocate unused locations in the vector address area as normal program memory. However, be careful not to overwrite any of the stored vector addresses, which are listed in Table 12.

Vector Address			Req	Request		Reset/Clear	
Decimal Value	Hex Value	Interrupt Source	Interrupt Level	Priority in Level	Hardware	Software	
256	100h	Basic timer overflow	Reset	_	$\checkmark$		
206	CEh	Timer A match/capture	IRQ0	0	$\checkmark$		
208	D0h	Timer A overflow		1	$\checkmark$		
210	D2h	Timer B match	IRQ1	_	$\checkmark$		
212	D4h	Timer C match/overflow	IRQ2	0	$\checkmark$		
216	D8h	Timer D0 match/capture	IRQ3	0	$\checkmark$		
218	DAh	Timer D0 overflow		1	$\checkmark$	$\checkmark$	
220	DCh	Timer D1 match/capture		2	$\checkmark$	$\checkmark$	
222	DEh	Timer D1 overflow		3	$\checkmark$	$\checkmark$	
228	E4h	SIO interrupt	IRQ4	0		$\checkmark$	
230	E6h	Watch timer overflow		1			
232	E8h	UART0 data transmit	IRQ5	0			
234	EAh	UART0 data receive		1		$\checkmark$	
236	ECh	UART1 data transmit		2			
238	EEh	UART1data receive		3			
240	F0h	P3.3 external interrupt	IRQ6	0		$\checkmark$	
242	F2h	P3.4 external interrupt		1			
244	F4h	P3.5 external interrupt		2			
246	F6h	P3.6 external interrupt		3			
248	F8h	P3.0 external interrupt	IRQ7	0			
250	FAh	P3.1 external interrupt		1			
252	FCh	P3.2 external interrupt		2			
254	FEh	P0.3 external interrupt		3			

#### Table 12. Interrupt Vectors

Note: Interrupt priorities are identified in inverse order: 0 is the highest priority, 1 is the next highest priority, etc. If two or more interrupts within the same level contend, the interrupt with the lowest vector address usually has priority over an interrupt with a higher vector address. Priorities within a given level are fixed in hardware.

The program reset address in ROM is 0100h. This reset address can be changed using the Smart Option; refer to the <u>Embedded Flash Memory Interface</u> chapter on page 327 to learn more.





## 5.7. Enable/Disable Interrupt Instructions

Executing the Enable Interrupt (EI) instruction globally enables the interrupt structure. All interrupts are then serviced as they occur, according to the established priorities.

**Note:** The system initialization routine that is executed following a reset must always contain an EI instruction to globally enable the interrupt structure.

During normal operation, the Disable Interrupt (DI) instruction can be executed at any time to globally disable interrupt processing. The EI and DI instructions change the value of bit 0 in the SYM Register.

## 5.8. System-Level Interrupt Control Registers

In addition to control registers for specific interrupt sources, the following four systemlevel registers control interrupt processing:

- The Interrupt Mask (IMR) Register enables (unmasks) or disables (masks) interrupt levels
- The Interrupt Priority (IPR) Register controls the relative priorities of interrupt levels
- The Interrupt Request (IRQ) Register contains interrupt pending flags for each interrupt level (as opposed to each interrupt source)
- The System Mode (SYM) Register enables or disables global interrupt processing (SYM settings also enable fast interrupts and control the activity of external interface, if implemented)

A summary of these interrupt control registers is provided in Table 13.



66

Control Register	Mnemonic	R/W	Function Description
Interrupt Mask Register	IMR	R/W	Bit settings in the IMR Register enable or disable interrupt processing for each of the eight interrupt levels: IRQ0–IRQ7.
Interrupt Priority Register	IPR	R/W	Controls the relative processing priorities of the interrupt levels. The eight levels of the S3F8S45 MCU are organized into three groups: A, B, and C. Group A is IRQ0 and IRQ1, Group B is IRQ2, IRQ3, IRQ4, and Group C is IRQ5, IRQ6, and IRQ7.
Interrupt Request Register	IRQ	R	This register contains a request pending bit for each interrupt level.
System Mode Register	SYM	R/W	This register enables/disables fast interrupt processing, dynamic global interrupt processing, and external interface control (an external memory interface is implemented in the S3F8S45 microcontroller).

#### Table 13. Interrupt Control Register Overview

## 5.9. Interrupt Processing Control Points


Interrupt processing can be controlled in either of two ways: either globally or by a specific interrupt level and source. The system-level control points in the interrupt structure are:


- Global interrupt enable and disable by EI and DI instructions or by a direct manipulation of SYM.0
- Interrupt-level enable/disable settings (IMR Register)
- Interrupt-level priority settings (IPR Register)
- Interrupt source enable/disable settings in the corresponding peripheral control registers

Figure 48 diagrams the functions of these combined interrupt processes.









**Note:** When writing the part of your application that handles the processing of interrupts, be sure to include the necessary register file address (register pointer) information.

>



68

## 5.10. Peripheral Interrupt Control Registers

For each interrupt source, there are one or more corresponding peripheral control registers that let you control the interrupt generated by its corresponding peripheral; see Table 14.

Interrupt Source	Interrupt Level	Register(s)	Location(s)
Timer A match/capture	IRQ0	TACON	E2h, Set1, Bank0
Timer A overflow		TACNT	E0h, Set1, Bank0
		TADATA	E1h, Set1, Bank0
Timer B match	IRQ1	TBCON	E3h, Set1, Bank0
		TBDATAH	E4h, Set1, Bank0
		TBDATAL	E5h, Set1, Bank0
Timer C match/overflow	IRQ2	TCCON	ECh, Set1, Bank0
		TCCNT	EAh, Set1, Bank0
		TCDATA	EBh, Set1, Bank0
Timer D0 match/capture	IRQ3	TD0CON	01h, page 4
Timer D0 overflow Timer		TD0CNTH	02h, page 4
D1 match/capture Timer		TD0CNTL	03h, page 4
D1 overflow		TD0DATAH	04h, page 4
		TD0DATAL	05h, page 4
		TD1CON	0Ah, page 4
		TD1CNTH	06h, page 4
		TD1CNTL	07h, page 4
		TD1DATAH	08h, page 4
		TD1DATAL	09h, page 4
SIO interrupt	IRQ4	SIOCON	E7h, Set1, Bank0
		SIODATA	E8h, Set1, Bank0
		SIOPS	E9h, Set1, Bank0
Watch timer overflow		WTCON	E6h, Set1, Bank0
UART0 data transmit	IRQ5	UART0CONH	EEh, Set1, Bank0
UART0 data receive		UART0CONL	EFh, Set1, Bank0
		UDATA0	F0h, F1h, Set1, Bank0
UART1 data transmit		BRDATA0	F2h, Set1, Bank0
UART1 data receive		UART1CONH	F3h, Set1, Bank0
		UART1CONL	F4h, F5h, Set1, Bank0
		UDATA1	
		BRDATA1	

#### Table 14. Interrupt Source Control and Data Registers

bits of the interrupt should be written after a DI instruction is executed



P3.3 external interrupt	IRQ6	P3CONH	EAh, Set1, Bank1
P3.4 external interrupt		P3CONL	EBh, Set1, Bank1
P3.5 external interrupt		P03INTL	E9h, Set1, Bank1
P3.6 external interrupt		P03PND	E7h, Set1, Bank1
P3.0 external interrupt	IRQ7	P3CONL	EBh, Set1, Bank1
P3.1 external interrupt		P0CONL	D1h, Set1, Bank1
P3.2 external interrupt		P03INTH	E8h, Set1, Bank1
P0.3 external interrupt		P03PND	E7h, Set1, Bank1
Note: If an interrupt is unr	asked (i.e., Er	hable Interrupt level) in the IM	R Register, the pending and enable

#### Table 14. Interrupt Source Control and Data Registers (Continued)

Note: If an interrupt is unmasked (i.e., Enable Interrupt level) in the IMR Register, the pending and enable bits of the interrupt should be written after a DI instruction is executed

## 5.11. System Mode Register

Reserved

The System Mode (SYM) Register, shown in Table 15, is used to globally enable and disable interrupt processing and to control fast interrupt processing.

Bit	7	6	5	4	3	2	1	0
Reset	0	_	_	Х	х	х	0	0
R/W	R/W	_	_	R/W	R/W	R/W	R/W	R/W
Address				DI	Ξh			
Mode			Reg	gister Addres	sing Mode	only		
Note: R = rea	ad only; R/W = re	ad/write.						
Bit	Descriptio	n						
[7]	Reserved							

Table 15.	Svstem	Mode	Register	(SYM:	Set1.	. Bank0)	1

[6:5] Note:

1. You can select only one interrupt level at a time for fast interrupt processing.

2. Setting SYM.1 to 1 enables fast interrupt processing for the interrupt level currently selected by SYM.2–SYM.4.

3. Following a reset, you must enable global interrupt processing by executing an El instruction (not by writing a 1 to SYM.0).



70

Bit	Description (Continued)
[4:2]	Fast Interrupt Level Selection Bits <sup>1</sup>
	000: IRQ0.
	001: IRQ1.
	010: IRQ2.
	011: IRQ3.
	100: IRQ4.
	101: IRQ5.
	110: IRQ6.
	111: IRQ7.
[1]	Fast Interrupt Enable Bit <sup>2</sup>
	0: Disable fast interrupt processing.
	1: Enable fast interrupt processing.
[0]	Global Interrupt Enable Bit <sup>3</sup>
	0: Disable global interrupt processing.
	1: Enable global interrupt processing.
Note:	
	an select only one interrupt level at a time for fast interrupt processing.
	ng SYM.1 to 1 enables fast interrupt processing for the interrupt level currently selected by SYM.2–SYM.4.
<ol><li>Follov</li></ol>	wing a reset, you must enable global interrupt processing by executing an EI instruction (not by writing a 1

to SYM.0).

A reset clears SYM.1, and SYM.0 to 0. The 3-bit value for fast interrupt level selection, SYM.4–SYM.2, is undetermined.

The EI and DI instructions respectively enable and disable global interrupt processing by modifying the bit 0 value of the SYM Register. To enable interrupt processing, an Enable Interrupt (EI) instruction must be included in the initialization routine, which follows a reset operation. Although SYM.0 can be directly manipulated to enable and disable interrupts during normal operation, Zilog recommends using the EI and DI instructions for this purpose.

## 5.12. Interrupt Mask Register

The Interrupt Mask (IMR) Register, shown in Table 16, is used to enable or disable interrupt processing for individual interrupt levels. After a reset, all IMR bit values are undetermined and must therefore be written to their required settings by the initialization routine.

Each IMR bit corresponds to a specific interrupt level: bit 1 to IRQ1, bit 2 to IRQ2, etc. When the IMR bit of an interrupt level is cleared to 0, interrupt processing for that level is disabled (masked). When setting a level's IMR bit to 1, interrupt processing for the level is enabled (not masked).



The IMR Register is mapped to register location DDh in Set1. Bit values can be read and written by instructions using Register Addressing Mode.

Before changing values in the IMR Register, first disable all interrupts with the DI instruction.

Bit	7	6	5	4	3	2	1	0		
Reset	Х	Х	х	х	х	х	х	х		
R/W	R/W									
Address				DI	Dh					
Mode	Register Addressing Mode only									

#### Table 16. Interrupt Mask Register (IMR; Set1)

Bit	Description
[7]	Interrupt Level 7 (IRQ7) Enable Bit; External Interrupts P3.0–P3.2, P0.3 0: Disable (Mask). 1: Enable (Unmask).
[6]	Interrupt Level 6 (IRQ6) Enable Bit; External Interrupts P3.3–P3.6 0: Disable (Mask). 1: Enable (Unmask).
[5]	Interrupt Level 5 (IRQ5) Enable Bit; UART0/1 Transmit, UART0/1 Receive 0: Disable (Mask). 1: Enable (Unmask).
[4]	Interrupt Level 4 (IRQ4) Enable Bit; Watch Timer, SIO 0: Disable (Mask). 1: Enable (Unmask).
[3]	Interrupt Level 3 (IRQ3) Enable Bit; Timer D0/1 Match/Capture or Overflow 0: Disable (Mask). 1: Enable (Unmask).
[2]	Interrupt Level 2 (IRQ2) Enable Bit; Timer C Match/Overflow 0: Disable (Mask). 1: Enable (Unmask).
[1]	Interrupt Level 1 (IRQ1) Enable Bit; Timer B Match 0: Disable (Mask). 1: Enable (Unmask).
[0]	Interrupt Level 0 (IRQ0) Enable Bit; Timer A Match/Capture or Overflow 0: Disable (Mask). 1: Enable (Unmask).
Note:	When an interrupt level is masked, any interrupt requests that may be issued are not recognized by the CPU.




## 5.13. Interrupt Priority Register

The interrupt priority register, IPR (FFh, Set1, Bank0), is used to set the relative priorities of the interrupt levels used in the microcontroller's interrupt structure. After a reset, all IPR bit values are undetermined and must therefore be written to their required settings by the initialization routine.

When more than one interrupt source is active, the source with the highest priority level is serviced first. If two sources belong to the same interrupt level, the source with the lower vector address usually has priority; this priority is fixed in hardware.

To support programming of the relative interrupt level priorities, interrupts are organized into groups and subgroups by the interrupt logic. These groups and subgroups are used only by IPR logic for the IPR Register priority definitions, as listed below and shown in Figure 49.

- Group A: IRQ0, IRQ1
- Group B: IRQ2, IRQ3, IRQ4
- Group C: IRQ5, IRQ6, IRQ7



#### Figure 49. Interrupt Request Priority Groups

In the Interrupt Priority Register, shown in Table 17, IPR.7, IPR.4, and IPR.1 control the relative priority of interrupt groups A, B, and C. For example, a setting of 001b for these bits would select the group relationship B > C > A; a setting of 101b would select the relationship C > B > A.





#### Table 17. Interrupt Priority Register (IPR; Set1, Bank0)

Bit	7	6	5	4	3	2	1	0
Reset	х	х	х	х	х	х	х	х
R/W				R/	W			
Address				FI	<sup>-</sup> h			
Mode			Reg	ister Addres	ssing Mode	only		
Note: R = rea	ad only; R/W = re	ead/write.						
Bit	Descriptio	n						
[7, 4, 1]	Priority Co 000: Group 001: B > C 010: A > B 011: B > A 100: C > A 101: C > B 110: A > C 111: Group	<ul> <li>priority un</li> <li>A.</li> <li>C.</li> <li>C.</li> <li>B.</li> <li>A.</li> <li>B.</li> <li>B.</li> </ul>	defined	pt Groups	A, B, and (	C		
[6]	Interrupt \$ 0: IRQ6 > I 1: IRQ7 > I	RQ7.	C Priority (	Control Bit				
[5]	Interrupt 0 0: IRQ5 > ( 1: (IRQ6, II	•	7).	trol Bit				
[3]	Interrupt S 0: IRQ3 > I 1: IRQ4 > I	RQ4.	3 Priority (	Control Bit	•			
[2]	Interrupt 0 0: IRQ2 > ( 1: (IRQ3, II	(IRQ3, IRQ4	4).	trol Bit*				
[0]	Interrupt 0 0: IRQ0 > I 1: IRQ1 > I	RQ1.	iority Con	trol Bit				
Note: Interru	pt group A: IRQ	), IRQ1. Inte	rrupt group E	3: IRQ2, IRQ	3, IRQ4. Inte	errupt group	C: IRQ5, IRC	26, IRQ7.

The functions of the other IPR bit settings are:

- IPR.5 controls the relative priorities of group C interrupts.
- Interrupt Group C includes a subgroup to provide an additional priority relationship among the interrupt levels 5, 6, and 7. IPR.6 defines the Subgroup C relationship, and IPR.5 controls interrupt Group C.
- IPR.0 controls the relative priority setting of IRQ0 and IRQ1 interrupts.



## 5.14. Interrupt Request Register

Bit values in the Interrupt Request (IRQ) Register, shown in Table 18, can be polled to monitor interrupt request status for all levels in the microcontroller's interrupt structure. Each bit corresponds to the interrupt level of the same number: bit 0 to IRQ0, bit 1 to IRQ1, etc. A 0 indicates that no interrupt request is currently being issued for that level; a 1 indicates that an interrupt request has been generated for that level.

IRQ bit values are read only-addressable using Register Addressing Mode. The contents of the IRQ Register can be read (tested) at any time using bit or byte addressing to determine the current interrupt request status of specific interrupt levels. After a reset, all IRQ status bits are cleared to 0.

IRQ Register values can be polled even if a DI instruction has been executed (i.e., if global interrupt processing is disabled). If an interrupt occurs while the interrupt structure is disabled, the CPU will not service it. You can, however, still detect the interrupt request by polling the IRQ Register. In this way, you can determine which events occurred while the interrupt structure is globally disabled.

Bit	7	6	5	4	3	2	1	0			
Reset	0	0	0	0	0	0	0	0			
R/W				F	२						
Address	DCh										
Mode	Register Addressing Mode only										
Note: R = re	ad only; R/W = re	ead/write.									
Bit	Description										
[7]	Level 7 (IRQ7) Request Pending Bit; External Interrupts P3.0–P3.2, P0.3 0: Not pending. 1: Pending.										
[6]	Level 6 (IF 0: Not pend 1: Pending	ding.	est Pendin	g Bit; Exte	rnal Interru	upts P3.3–I	P3.6				
[5]	Level 5 (IF 0: Not pend 1: Pending	ding.	est Pendin	g Bit; UAR	T0/1 Trans	smit, UART	0/1 Receive	e			
[4]	Level 4 (IRQ4) Request Pending Bit; Watch Timer, SIO 0: Not pending.										

Table 18. Interrupt Request Register (IPQ; Set1)



Bit	Description (Continued)
[3]	Level 3 (IRQ3) Request Pending Bit; Timer D0/1 Match/Capture or Overflow 0: Not pending. 1: Pending.
[2]	Level 2 (IRQ2) Request Pending Bit; Timer C Match/Overflow 0: Not pending. 1: Pending.
[1]	Level 1 (IRQ1) Request Pending Bit; Timer B Match 0: Not pending. 1: Pending.
[0]	Level 0 (IRQ0) Request Pending Bit; Timer A Match/Capture or Overflow 0: Not pending. 1: Pending.

## 5.15. Interrupt Pending Function Types

There are two types of interrupt pending bits: One type is automatically cleared by hardware after the interrupt service routine is acknowledged and executed; the other type must be cleared by the interrupt service routine.

## 5.16. Pending Bits Cleared Automatically by Hardware

For interrupt pending bits that are cleared automatically by hardware, interrupt logic sets the corresponding pending bit to 1 when a request occurs. It then issues an IRQ pulse to inform the CPU that an interrupt is waiting to be serviced. The CPU acknowledges the interrupt source by sending an IACK, executes the service routine, and clears the pending bit to 0. This type of pending bit is not mapped and cannot, therefore, be read or written by application software.

In the S3F8S45 MCU's interrupt structure, the Timer A overflow interrupt (IRQ0), the Timer B match interrupt (IRQ1), the Timer C overflow interrupt (IRQ2), and the Timer D0/D1 overflow interrupt (IRQ3) belong to this category of interrupts in which a pending condition is cleared automatically by hardware.

## 5.17. Pending Bits Cleared by the Service Routine

The second type of pending bit must be cleared by program software. The service routine must clear the appropriate pending bit before a return-from-interrupt subroutine (IRET) occurs; i.e., a 0 must be written to the corresponding pending bit location in the source's mode or control register.



The contents of the Interrupt Pending (INTPND) Register are described in Table 16. Before changing values in the IMR Register, first disable all interrupts with the DI instruction.

Table 19. Interrupt Mask Register (INTPND; Set1, Bank0)

Bit	7	6	5	4	3	2	1	0						
Reset	х	Х	х	х	х	х	х	х						
R/W	R/W													
Address				DI	Dh									
Mode			Reg	ister Addres	Register Addressing Mode only									

Bit	Description
[7:6]	Reserved
[5]	<b>Timer D1 Match/Capture Interrupt Pending Bit</b> 0: No interrupt pending (when read), clear pending bit (when write). 1: Interrupt is pending (when read).
[4]	<b>Timer D1 Overflow Interrupt Pending Bit</b> 0: No interrupt pending (when read), clear pending bit (when write). 1: Interrupt is pending (when read).
[3]	<b>Timer D0 Match/Capture Interrupt Pending Bit</b> 0: No interrupt pending (when read), clear pending bit (when write). 1: Interrupt is pending (when read).
[2]	<b>Timer D0 Overflow Interrupt Pending Bit</b> 0: No interrupt pending (when read), clear pending bit (when write). 1: Interrupt is pending (when read).
[1]	<b>Timer A Match/Capture Interrupt Pending Bit</b> 0: No interrupt pending (when read), clear pending bit (when write). 1: Interrupt is pending (when read).
[0]	<b>Timer A Overflow Interrupt Pending Bit</b> 0: No interrupt pending (when read), clear pending bit (when write). 1: Interrupt is pending (when read).

In the following examples, a load instruction should be used to clear an interrupt pending bit.

#### Example 1

```
SB1
LD P03PND, #11111011b ; Clear P3.5's interrupt pending bit
.
```





```
•

IRET

Example 2

SB0

LD INTPND, #1111101b ; Clear Timer A match/capture
; interrupt pending bit

•

IRET
```

## 5.18. Interrupt Source Polling Sequence

Interrupt request polling and servicing occurs via the following sequence:

- 1. A source generates an interrupt request by setting the interrupt request bit to 1.
- 2. The CPU polling procedure identifies a pending condition for that source.
- 3. The CPU checks the interrupt level of the source.
- 4. The CPU generates an interrupt acknowledge signal.
- 5. Interrupt logic determines the interrupt's vector address.
- 6. The service routine starts and the source's pending bit is cleared to 0 (by hardware or by software).
- 7. The CPU continues polling for interrupt requests.

### 5.19. Interrupt Service Routines

Before an interrupt request can be serviced, the following conditions must be met:

- Interrupt processing must be globally enabled (i.e., EI, SYM.0 = 1)
- The interrupt level must be enabled (IMR Register)
- The interrupt level must have the highest priority if more than one level is currently requesting service
- The interrupt must be enabled at the interrupt's source (i.e., the Peripheral Control Register)

When all of the above conditions are met, the interrupt request is acknowledged at the end of the instruction cycle. The CPU then initiates an interrupt machine cycle that completes the following processing sequence:



- 1. Reset (clear to 0) the interrupt enable bit in the SYM Register (SYM.0) to disable all subsequent interrupts.
- 2. Save the program counter (PC) and status flags to the system stack.
- 3. Branch to the interrupt vector to fetch the address of the service routine.
- 4. Pass control to the interrupt service routine.

When the interrupt service routine is completed, the CPU issues an Interrupt Return (IRET). This IRET restores the PC and status flags and sets SYM.0 to 1, allowing the CPU to process the next interrupt request.

### 5.20. Generating Interrupt Vector Addresses

The interrupt vector area in ROM (00h-FFh) contains the addresses of interrupt service routines that correspond to each level in the interrupt structure. Vectored interrupt processing observes the following sequence:

- 1. Push the program counter's low-byte value to the stack.
- 2. Push the program counter's high-byte value to the stack.
- 3. Push the Flags Register values to the stack.
- 4. Fetch the service routine's high-byte address from the vector location.
- 5. Fetch the service routine's low-byte address from the vector location.
- 6. Branch to the service routine specified by the concatenated 16-bit vector address.

**Note:** A 16-bit vector address always begins at an even-numbered ROM address within the range 00h-FFh.

### 5.21. Nesting of Vectored Interrupts

It is possible to nest a higher-priority interrupt request while a lower-priority request is being serviced, as shown in the following sequence.

- 1. Push the current 8-bit Interrupt Mask (IMR) Register value to the stack (PUSH IMR).
- 2. Load the IMR Register with a new mask value that enables only the higher-priority interrupt.
- 3. Execute an EI instruction to enable interrupt processing (a higher-priority interrupt will be processed if it occurs).

- 4. When the lower-priority interrupt service routine ends, restore the IMR to its original value by returning the previous mask value from the stack (POP IMR).
- 5. Execute an IRET.

Depending on the application, the above procedure can be simplified to some extent.

## 5.22. Instruction Pointer

The Instruction Pointer (IP) is used by all S3F8 Series microcontrollers to control the optional high-speed interrupt processing feature called *fast interrupts*. The IP consists of register pair DAh and DBh. The IP Register names are IPH (high byte, IP15–IP8) and IPL (low byte, IP7–IP0).

The contents of the Instruction Pointer High Byte (IPH) and Instruction Pointer Low Byte (IPL) registers are described in Tables 20 and 21.

Bit	7	6	5	4	3	2	1	0			
Reset	Х	х	х	х	х	Х	Х	х			
R/W	R/W										
Address				D	Ah						
Mode			Reg	ister Addres	ssing Mode	only					
Note: R = rea	d only; R/W = r	ead/write.									
Bit	Descriptio	on									
[7:0]	Instruction	n Dointor A	ddroce Hi	ah Ryta							

#### Table 20. Instruction Pointer High Byte (IPH; Set1)

 
 Bit
 Description

 [7:0]
 Instruction Pointer Address High Byte The high-byte instruction pointer value is the upper eight bits of the 16-bit instruction pointer address (IP15–IP8). The lower byte of the IP address is located in the IPL Register (DBh).





#### Table 21. Instruction Pointer Low Byte (IPL; Set1)

Bit	7	6	5	4	3	2	1	0
Reset	Х	Х	х	х	х	х	х	х
R/W				R	W			
Address				DI	3h			
Mode			Reg	ister Addres	ssing Mode	only		
Note: R = read	l only; R/W = r	ead/write.						

Bit	Description
[7:0]	Instruction Pointer Address Low Byte The low-byte instruction pointer value is the lower eight bits of the 16-bit instruction pointer address (IP7–IP0). The upper byte of the IP address is located in the IPH Register (DAh).

### 5.23. Fast Interrupt Processing

This feature lets you specify that an interrupt within a given level be completed in approximately six clock cycles instead of the usual 22 clock cycles. To select a specific interrupt level for fast interrupt processing, you write the appropriate 3-bit value to SYM.4–SYM.2. Then, to enable fast interrupt processing for the selected level, you set SYM.1 to 1.

Two other system registers support fast interrupts processing:

- The instruction pointer (IP) contains the starting address of the service routine (and is later used to swap the program counter values), and
- When a fast interrupt occurs, the contents of the Flags Register are stored in an unmapped, dedicated register called *Flags'* (a.k.a. Flags prime).

**Note:** For the S3F8S45 microcontroller, the service routine for any one of the eight interrupt levels: IRQ0–IRQ7, can be selected for fast interrupt processing.

### 5.24. Procedure for Initiating Fast Interrupts

To initiate fast interrupt processing, follow these steps:

- 1. Load the start address of the service routine into the instruction pointer (IP).
- 2. Load the interrupt level number (IRQn) into the fast interrupt selection field (SYM.4–SYM.2).

PS032207-0418

>





3. Write a 1 to the fast interrupt enable bit in the SYM Register.

## 5.25. Fast Interrupt Service Routine

When an interrupt occurs in the level selected for fast interrupt processing, the following sequence of events occur:

- 1. The contents of the instruction pointer and the PC are swapped.
- 2. The Flags Register values are written to the Flags' (a.k.a. Flags prime) Register.
- 3. The fast interrupt status bit in the Flags Register is set.
- 4. The interrupt is serviced.
- 5. Assuming that the fast interrupt status bit is set, when the fast interrupt service routine ends, the instruction pointer and PC values are swapped back.
- 6. The content of Flags' is automatically copied back to the Flags Register.
- 7. The fast interrupt status bit in Flags is cleared automatically.

### 5.26. Relationship to Interrupt Pending Bit Types

As described previously, there are two types of interrupt pending bits; one is automatically cleared by hardware after the interrupt service routine is acknowledged and executed, and the other must be cleared by the application software's interrupt service routine. Fast interrupt processing can be selected for interrupts with either type of pending condition clear function – hardware or software.

## 5.27. Programming Guidelines

Be advised that the only way to enable/disable a fast interrupt is to set/clear the fast interrupt enable bit (SYM.1) in the SYM Register. Executing an EI or DI instruction globally enables or disables all interrupt processing, including fast interrupts. If you use fast interrupts, remember to load the IP with a new start address when the fast interrupt service routine ends.



82

# **Chapter 6. Instruction Set**

The SAM88 instruction set, which comprises 78 instructions, is specifically designed to support the large register files that are typical of most SAM88 microcontrollers.

The powerful data manipulation capabilities and features of the SAM88 instruction set include:

- A full complement of 8-bit arithmetic and logic operations, including multiply and divide
- No special I/O instructions (I/O control/data registers are mapped directly into the register file)
- Decimal adjustment included in binary-coded decimal (BCD) operations
- 16-bit (word) data can be incremented and decremented
- Flexible instructions for bit addressing, rotate, and shift operations

## 6.1. Data Types

The SAM88 CPU performs operations on bits, bytes, BCD digits, and two-byte words. Bits in the register file can be set, cleared, complemented and tested. Bits within a byte are numbered from 7 to 0, in which bit 0 is the least significant (right-most) bit.

## 6.2. Register Addressing

To access an individual register, an 8-bit address in the range 0–255 or the 4-bit address of a working register is specified. Paired registers can be used to construct 16-bit data or 16-bit program memory or data memory addresses. To learn more about register addressing, see the <u>Address Space</u> chapter on page 16.

## 6.3. Addressing Modes

There are seven explicit addressing modes: Register (R), Indirect Register (IR), Indexed (X), Direct (DA), Relative (RA), Immediate (IM) and Indirect (IA). To learn more about these addressing modes, see the <u>Addressing Modes</u> chapter on page 44.



## 6.4. Instruction Summary

All instructions are summarized by type, operand, and description in Table 22.

Mnemonic	Operands	Instruction
Load Instructions		
CLR	dst	Clear
LD	dst,src	Load
LDB	dst,src	Load bit
LDE	dst,src	Load external data memory
LDC	dst,src	Load program memory
LDED	dst,src	Load external data memory and decrement
LDCD	dst,src	Load program memory and decrement
LDEI	dst,src	Load external data memory and increment
LDCI	dst,src	Load program memory and increment
LDEPD	dst,src	Load external data memory with predecrement
LDCPD	dst,src	Load program memory with predecrement
LDEPI	dst,src	Load external data memory with preincrement
LDCPI	dst,src	Load program memory with preincrement
LDW	dst,src	Load word
POP	dst	Pop from stack
POPUD	dst,src	Pop user stack (decrementing)
POPUI	dst,src	Pop user stack (incrementing)
PUSH	src	Push to stack
PUSHUD	dst,src	Push user stack (decrementing)
PUSHUI	dst,src	Push user stack (incrementing)
Arithmetic Instructions		
ADC	dst,src	Add with carry
ADD	dst,src	Add
CP	dst,src	Compare
DA	dst	Decimal adjust
DEC	dst	Decrement
DECW	dst	Decrement word
DIV	dst,src	Divide

#### Table 22. Instruction Group Summary



84

### Table 22. Instruction Group Summary (Continued)

Arithmetic Instructions	(continued)	
INC	dst	Increment
INCW	dst	Increment word
MULT	dst,src	Multiply
SBC	dst,src	Subtract with carry
SUB	dst,src	Subtract
Logic Instructions		
AND	dst,src	Logical AND
СОМ	dst	Complement
OR	dst,src	Logical OR
XOR	dst,src	Logical exclusive OR
Mnemonic	Operands	Instruction
Program Control Instrue	ctions	
BTJRF	dst,src	Bit test and jump relative on false
BTJRT	dst,src	Bit test and jump relative on true
CALL	dst	Call procedure
CPIJE	dst,src	Compare, increment and jump on equal
CPIJNE	dst,src	Compare, increment and jump on non-equal
DJNZ	r,dst	Decrement register and jump on non-zero
ENTER	Enter	
EXIT	Exit	
IRET	Interrupt return	
JP	cc,dst	Jump on condition code
JP	dst	Jump unconditional
JR	cc,dst	Jump relative on condition code
NEXT		Next
RET		Return
WFI		Wait for interrupt
Bit Manipulation Instruc	tions	
BAND	dst,src	Bit AND
BCP	dst,src	Bit compare
BITC	dst	Bit complement
BITR	dst	Bit reset
BITS	dst	Bit set



85

Bit Manipulation Ir	nstructions (conti	nued)	
BOR	dst,src	Bit OR	
BXOR	dst,src	Bit XOR	
ТСМ	dst,src	Test complement under mask	
ТМ	dst,src	Test under mask	
Rotate and Shift In	structions		
RL	dst	Rotate left	
RLC	dst	Rotate left through carry	
RR	dst	Rotate right	
RRC	dst	Rotate right through carry	
SRA	dst	Shift right arithmetic	
SWAP	dst	Swap nibbles	
CPU Control Instru	uctions		
CCF		Complement carry flag	
DI		Disable interrupts	
El		Enable interrupts	
IDLE		Enter Idle mode	
NOP		No operation	
RCF		Reset carry flag	
SB0		Set Bank0	
SB1		Set Bank1	
SCF		Set carry flag	
SRP	src	Set register pointers	
SRP0	src	Set register pointer 0	
SRP1	src	Set register pointer 1	
STOP		Enter Stop Mode	

#### Table 22. Instruction Group Summary (Continued)

## 6.5. Flags Register

The Flags (FLAGS) Register, shown in Table 23, contains eight bits that describe the current status of CPU operations. Four of these bits, FLAGS.7–FLAGS.4, can be tested and used with conditional jump instructions; two others, FLAGS.3 and FLAGS.2, are used for BCD arithmetic.



86

The Flags Register also contains a bit to indicate the status of fast interrupt processing (FLAGS.1) and a bank address status bit (FLAGS.0) to indicate whether Bank0 or Bank1 is currently being addressed. The Flags Register can be set or reset by instructions as long as its outcome does not affect the flags (e.g., a Load instruction).

Logical and arithmetic instructions such as AND, OR, XOR, ADD, and SUB can affect the Flags Register. For example, the AND instruction updates the Zero, Sign, and Overflow flags based on the outcome of the AND instruction. If the AND instruction uses the Flags Register as the destination, then simultaneously, two writes will occur to the Flags Register, thereby producing an unpredictable result.

Bit	7	6	5	4	3	2	1	0
Reset	x	х	х	х	Х	Х	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
Address				D	5h			
Mode			Reg	ister Addre	ssing Mode	only		
Note: R = re	ead only; R/W = r	ead/write.						
Bit	Descriptio	on						
[7]		on does not	•	a carry or bo out or borrow				
[6]	•	Bit (Z) on result is on result is		value.				
[5]		on generate	•	e number (N ve number (	,			
[4]	0: Operatio	Flag Bit (V on result is on result is	<u>&lt;</u> +127 or -					
[3]	0: Add ope	djust Flag ration com tion operati	pleted.	ed.				
[2]	0: No carry		3 or no bori			n or subtrac enerated boi		vit 3.

#### Table 23. Flags Register (FLAGS; Set1)



Bit	Description (Continued)
[1]	Fast Interrupt Status Flag Bit (FIS) 0: Interrupt return (IRET) in progress when read. 1: Fast interrupt service routine in progress when read.
[0]	Bank Address Selection Flag Bit (BA) 0: Bank0 is selected. 1: Bank1 is selected.

Table 24 describes each of the flags managed by the Flags Register.

#### Table 24. Flag Descriptions

Flag	Description
С	<b>Carry Flag (FLAGS.7)</b> The C flag is set to 1 if the result from an arithmetic operation generates a carry-out from or a borrow to the bit 7 position (MSB). After rotate and shift operations, it contains the last value shifted out of the specified register. Program instructions can set, clear, or complement the carry flag.
Z	<b>Zero Flag (FLAGS.6)</b> For arithmetic and logic operations, the Z flag is set to 1 if the result of the operation is zero. For operations that test register bits, and for shift and rotate operations, the Z flag is set to 1 if the result is logic 0.
S	<b>Sign Flag (FLAGS.5)</b> Following the arithmetic, logic, rotate, or shift operations, the sign bit identifies the state of the MSB of the result. A logic 0 indicates a positive number and a logic 1 indicates a negative number.
V	<b>Overflow Flag (FLAGS.4)</b> The V flag is set to 1 when the result of a two's-complement operation is greater than +127 or less than –128. It is also cleared to 0 following logic operations.
D	<b>Decimal Adjust Flag (FLAGS.3)</b> The DA bit is used to specify what type of instruction is executed last during BCD operations, so that a subsequent decimal adjust operation can execute correctly. The DA bit is not usually accessed by programmers, and cannot be used as a test condition.
Η	Half-Carry Flag (FLAGS.2) The H bit is set to 1 whenever an addition generates a carry-out of bit 3, or when a subtraction borrows out of bit 4. It is used by the Decimal Adjust (DA) instruction to convert the binary result of a previous addition or subtraction into the correct decimal (BCD) result. The H flag is seldom accessed directly by a program.





#### Table 24. Flag Descriptions (Continued)

Flag	Description
FIS	<b>Fast Interrupt Status Flag (FLAGS.1)</b> The FIS bit is set during a fast interrupt cycle and reset during the IRET following interrupt servicing. When set, it inhibits all interrupts and causes the fast interrupt return to be executed when the IRET instruction is executed.
BA	Bank Address Flag (FLAGS.0) The BA flag indicates which register bank in the Set1 area of the internal register file is currently selected, Bank0 or Bank1. The BA flag is cleared to 0 (select Bank0) when you execute the SB0 instruction and is set to 1 (select Bank1) when you execute the SB1 instruction.

## 6.6. Instruction Set Notation

Table 25 lists the conventions used for each of the flags managed by the Instruction Set. Symbols for the Instruction Set are listed in Table 26; conditions for these symbols are described in Table 27.

Flag	Description
С	Carry flag.
Z	Zero flag.
S	Sign flag.
V	Overflow flag.
D	Decimal-adjust flag.
Н	Half-carry flag.
0	Cleared to logic 0.
1	Set to logic 1.
*	Set to cleared according to operation.
_	Value is unaffected.
х	Value is undefined.

#### **Table 25. Flag Notation Conventions**

#### **Table 26. Instruction Set Symbols**


Symbol	Description
dst	Destination operand.
src	Source operand.
@	Indirect register address prefix.



Symbol	Description
PC	Program counter.
IP	Instruction pointer.
FLAGS	Flags register (D5h).
RP	Register pointer.
#	Immediate operand or register address prefix
Н	Hexadecimal number suffix.
D	Decimal number suffix.
В	Binary number suffix.
орс	Op code.

#### **Table 27. Instruction Notation Conventions**

Notation	Description	Actual Operand Range
CC	Condition code	See list of condition codes in <u>Table 30</u> on page 93
r	Working register only	Rn (n= 0–15)
rb	Bit (b) of working register	Rn.b (n = 0–15, b = 0–7)
rO	Bit 0 (LSB) of working register	Rn (n = 0–15)
rr	Working register pair	RRp (p = 0, 2, 4,, 14)
R	Register or working register	reg or Rn (reg = 0–255, n = 0–15)
Rb	Bit (b) of register or working register	reg.b (reg = 0–255, b = 0–7)
RR	Register pair or working register pair	reg or RRp (reg = $0-254$ , even number only, in which p = $0, 2,, 14$ )
IA	Indirect Addressing Mode	addr (addr = 0–254, even number only)
lr	Indirect working register only	@Rn (n = 0–15)
IR	Indirect register or indirect working register	@Rn or @reg (reg = 0–255, n = 0–15)
Irr	Indirect working register pair only	@RRp (p = 0, 2,, 14)
IRR	Indirect register pair or indirect working register pair	@RRp or @reg (reg = 0–254, even only, in which p = 0, 2,, 14)
Х	Indexed Addressing Mode	#reg [Rn] (reg = 0–255, n = 0–15)
XS	Indexed (Short Offset) Addressing Mode	#addr [RRp] (addr = range –128 to +127, in which p = 0, 2,, 14)
xl	Indexed (Long Offset) Addressing Mode	e #addr [RRp] (addr = range 0–65535, in which p = 0, 2,, 14)





90

### Table 27. Instruction Notation Conventions (Continued)

Notation	Description	Actual Operand Range
da	Direct Addressing Mode	addr (addr = range 0–65535)
ra	Relative Addressing Mode	addr (addr = number in the range +127 to -128 that is an offset relative to the address of the next instruction)
im	Immediate Addressing Mode	#data (data = 0–255)
iml	Immediate (Long) Addressing Mode	#data (data = range 0–65535)



# Chapter 7. Op Code Maps

Tables 28 and 29 provide quick reference op code maps to addresses 0–7 and 8–F, respectively.

Op Code Map												
	Lower Nibble (Hex)											
	0 1 2 3 4 5 6 7											
	0	DEC R1	DEC IR1	ADD r1, r2	ADD r1, Ir2	ADD R2, R1	ADD IR2, R1	ADD R1, IM	BOR r0–Rb			
_	1	RLC R1	RLC IR1	ADC r1, r2	ADC r1, Ir2	ADC R2, R1	ADC IR2, R1	ADC R1, IM	BCP r1.b, R2			
	2	INC R1	INC IR1	SUB r1, r2	SUB r1, Ir2	SUB R2, R1	SUB IR2, R1	SUB R1, IM	BXOR r0–Rb			
_	3	JP IRR1	SRP/0/1 IM	SBC r1, r2	SBC r1, Ir2	SBC R2, R1	SBC IR2, R1	SBC R1, IM	BTJR r2.b, RA			
_	4	DA R1	DA IR1	OR r1, r2	OR r1, Ir2	OR R2, R1	OR IR2, R1	OR R1, IM	LDB r0–Rb			
=	5	POP R1	POP IR1	AND r1, r2	AND r1, Ir2	AND R2, R1	AND IR2, R1	AND R1, IM	BITC r1.b			
_	6	COM R1	COM IR1	TCM r1, r2	TCM r1, Ir2	TCM R2, R1	TCM IR2, R1	TCM R1, IM	BAND r0–Rb			
Upper Nibble -	7	PUSH R2	PUSH IR2	TM r1, r2	TM r1, Ir2	TM R2, R1	TM IR2, R1	TM R1, IM	BIT r1.b			
(Hex)	8	DECW RR1	DECW IR1	PUSHUD IR1, R2	PUSHUI IR1, R2	MULT R2, RR1	MULT IR2, RR1	MULT IM, RR1	LD r1, x, r2			
_	9	RL R1	RL IR1	POPUD IR2, R1	POPUI IR2, R1	DIV R2, RR1	DIV IR2, RR1	DIV IM, RR1	LD r2, x, r1			
-	А	INCW RR1	INCW IR1	CP r1, r2	CP r1, Ir2	CP R2, R1	CP IR2, R1	CP R1, IM	LDC r1, Irr2, xL			
-	В	CLR R1	CLR IR1	XOR r1, r2	XOR r1, Ir2	XOR R2, R1	XOR IR2, R1	XOR R1, IM	LDC r2, Irr2, xL			
_	С	RRC R1	RRC IR1	CPIJE Ir, r2, RA	LDC r1, Irr2	LDW RR2, RR1	LDW IR2, RR1	LDW RR1, IML	LD r1, lr2			
_	D	SRA R1	SRA IR1	CPIJNE Irr, r2, RA	LDC r2, Irr1	CALL IA1		LD IR1, IM	LD Ir1, r2			
=	Е	RR R1	RR IR1	LDCD r1, Irr2	LDCI r1, Irr2	LD R2, R1	LD R2, IR1	LD R1, IM	LDC r1, Irr2, xs			
-	F	SWAP R1	SWAP IR1	LDCPD r2, Irr1	LDCPI r2, Irr1	CALL IRR1	LD IR2, R1	CALL DA1	LDC r2, Irr1, xs			

#### Table 28. Op Code Quick Reference (0-7)



92

				Ор	Code Map				
				Lower	Nibble (Hex	<b>z)</b>			
		8	9	Α	В	С	D	Е	F
	0	LD r1,R2	LD r2,R1	DJNZ r1,RA	JR cc, RA	LD r1,IM	JP cc, DA	INC r1	NEXT
_	1	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	ENTER
-	2								EXIT
-	3								WFI
-	4								SB0
=	5								SB1
=	6								IDLE
Upper	7	Ļ	Ļ	Ļ	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	STOP
Nibble - (Hex)	8								DI
-	9								EI
=	А								RET
-	В								IRET
=	С								RCF
-	D	Ļ	Ļ	Ļ	Ļ	Ļ	$\downarrow$	Ļ	SCF
_	Е								CCF
_	F	LD r1, 2	LD r2, R1	DJNZ r1, RA	JR cc, RA	LD r1, IM	JP cc, DA	INC r1	NOP

#### Table 29. Op Code Quick Reference (8–F)



#### 93

# 7.1. Condition Codes

The op code of a conditional jump always contains a 4-bit field called the *condition code* (cc) that specifies under which conditions it is to execute the jump. For example, a conditional jump with a condition code of *equal* after a compare operation only jumps if the two operands are equal. The carry (C), zero (Z), sign (S), and overflow (V) flags are used to control the operation of conditional jump instructions.

These condition codes are listed in Table 30.

Mnemonic	Binary	Description	Flags Set
F	0000	Always false	-
Т	1000	Always true	-
C <sup>2</sup>	0111	Carry	C = 1
NC <sup>2</sup>	1111	No carry	C = 0
Z <sup>2</sup>	0110	Zero	Z = 1
NZ <sup>2</sup>	1110	Not zero	Z = 0
PL	1101	Plus	S = 0
MI	0101	Minus	S = 1
OV	0100	Overflow	V = 1
NOV	1100	No overflow	V = 0
EQ <sup>2</sup>	0110	Equal	Z = 1
NE <sup>2</sup>	1110	Not equal	Z = 0
GE	1001	Greater than or equal	(S XOR V) = 0
LT	0001	Less than	(S XOR V) = 1
GT	1010	Greater than	(Z OR (S XOR V)) = 0
LE	0010	Less than or equal	(Z OR (S XOR V)) = 1
UGE <sup>2</sup>	1111	Unsigned greater than or equal	C = 0
ULT <sup>2</sup>	0111	Unsigned less than	C = 1
UGT	1011	Unsigned greater than	(C = 0 AND Z = 0) = 1
ULE	0011	Unsigned less than or equal	(C OR Z) = 1
Note:			

#### Table 30. Condition Codes<sup>1</sup>

Note:

1. For operations involving unsigned numbers, the special condition codes UGE, ULT, UGT, and ULE must be used.

 Indicates condition codes that are related to two different mnemonics but which test the same flag. For example, Z and EQ are both true if the zero flag (Z) is set; however, after an ADD instruction, Z would probably be used; after a CP instruction, however, EQ would probably be used.



94

## 7.2. Instruction Descriptions

This section provides programming examples for each instruction in the SAM88 instruction set. Information is arranged in a consistent format for improved readability and for fast referencing.

The following information is included in each instruction description:

- Instruction name (mnemonic)
- Full instruction name
- Source/destination format of the instruction operand
- Shorthand notation of the instruction's operation
- Textual description of the instruction's effect
- Specific flag settings affected by the instruction
- The format of the instruction, its execution time, and addressing mode(s)
- Programming example(s) explaining how to use the instruction



95

## Add with Carry

ADC	dst, s	src					
Operation	$dst \leftarrow dst + src + c$						
	The source operand, along with the setting of the carry flag, is added to the des- tination operand and the sum is stored in the destination. The contents of the source are unaffected. Two's complement addition is performed. In multiple precision arithmetic, this instruction permits the carry from the addition of low- order operands to be carried into the addition of high-order operands.						
Flags	С	Set if there is a carry from the most significant bit of the result; cleared otherwise.					
	Ζ	Set if the result is 0; cleared otherwise.					
	S	Set if the result is negative; cleared otherwise.					
	V	Set if arithmetic overflow occurs, i.e., if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.					
	D	Always cleared to 0.					
	ы	Cat if there is a correct from the most significant bit of the low order four					

Set if there is a carry from the most significant bit of the low-order four н bits of the result; cleared otherwise.

Format
--------

			Bytes	Cycles	Op Code	Addres	s Mode
					(Hex)	dst	src
орс	dst   src		2	4	12	r	r
	,			6	13	r	lr
T	T						
орс	src	dst	3	6	14	R	R
				6	15	R	IR
	-1-4		0	0	40	-	
орс	dst	src	3	6	16	R	IM

Example Assume that R1 = 10h, R2 = 03h, C flag = 1, register 01h = 20h, register 02h= 03h, and register 03h = 0Ah.

ADC	R1, R2	$\rightarrow$	R1 = 14h, R2 = 03h
ADC	R1, @R2	$\rightarrow$	R1 = 1Bh, R2 = 03h
ADC	01h, 02h	$\rightarrow$	Register 01h = 24h, register 02h = 03h
ADC	01h, @02h	$\rightarrow$	Register 01h = 2Bh, register 02h = 03h
ADC	01h, #11h	$\rightarrow$	Register 01h = 32h



96

In the first example, destination register R1 contains the value 10h, the carry flag is set to 1, and the source working register R2 contains the value 03h. The *ADC R1, R2* statement adds 03h and the carry flag value (1) to the destination value 10h, leaving 14h in register R1.



97

### Add

ADD	dst,	src				
Operation	dst •	$\leftarrow$ dst + src				
	The source operand is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Two's complement additions are performed.					
Flags	С	Set if there is a carry from the most significant bit of the result; cleared otherwise.				
	Ζ	Set if the result is 0; cleared otherwise.				
	S	Set if the result is negative; cleared otherwise.				
	V	Set if arithmetic overflow occurs, i.e., if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.				
	D	Always cleared to 0.				
	Н	Set if a carry from the low-order nibble occurred.				

Bytes

### Format

					•		
					(Hex)	dst	src
орс	dst   src		2	4	02	r	r
<u> </u>				6	03	r	lr
орс	src	dst	3	6	04	R	R
				6	05	R	IR
орс	dst	src	3	6	06	R	IM

Cycles Op Code Address Mode

**Example** Assume that R1 = 12h, R2 = 03h, register 01h = 21h, register 02h = 03h, register 03h = 0Ah.

ADC	R1, R2	$\rightarrow$	R1 = 15h, R2 = 03h
ADC	R1, @R2	$\rightarrow$	R1 = 1Ch, R2 = 03h
ADC	01h, 02h	$\rightarrow$	Register 01h = 24h, register 02h = 03h
ADC	01h, @02h	$\rightarrow$	Register 01h = 2Bh, register 02h = 03h
ADC	01h, #25h	$\rightarrow$	Register 01h = 46h

In the first example, destination working register R1 contains 12h and the source working register R2 contains 03h. The *ADD R1, R2* statement adds 03h to 12h, leaving the value 15h in register R1.



98

## Logical AND

AND	dst, src	lst, src								
Operation	dst ← dst AND src									
	The source operand is logically ANDed with the destination operand. The result is stored in the destination. The AND operation results in a 1 bit being stored whenever the corresponding bits in the two operands are both logic 1s; otherwise a 0 bit value is stored. The contents of the source are unaffected.									
Flags	<ul> <li>C Unaffected.</li> <li>Z Set if the result is 0; cleared otherwise.</li> <li>S Set if the result bit 7 is set; cleared otherwise.</li> <li>V Always cleared to 0.</li> <li>D Unaffected.</li> <li>H Unaffected.</li> </ul>									
Format		Bytes	Cycles	Op Code	Addres	s Mode				
		•	•	(Hex)	dst	src				
	opc dst   src	2	4	52	r	r				
	·		6	53	r	lr				
	opc src dst	3	6	54	R	R				
	<u> </u>	_	6	55	R	IR				
	opc dst src	3	6	56	R	IM				
Example	Assume that $R1 = 12h$ , $R2$ ister $03h = 0Ah$ .	2 = 03h, reg	ister 01h =	= 21h, regist	er 02h =	03h, <b>reg-</b>				
	AND R1, R2	→ R1 =	02h, R2 =	03h						

AND	R1, R2	$\rightarrow$	R1 = 02n, R2 = 03n
AND	R1, @R2	$\rightarrow$	R1 = 02h, R2 = 03h
AND	01h, 02h	$\rightarrow$	Register 01h = 01h, register 02h = 03h
AND	01h, @02h	$\rightarrow$	Register 01h = 00h, register 02h = 03h
AND	01h, #25h	$\rightarrow$	Register 01h = 21h

In the first example, destination working register R1 contains the value 12h and the source working register R2 contains 03h. The *AND R1, R2* statement logically ANDs the source operand 03h with the destination operand value 12h, leaving the value 02h in register R1.



99

## Bit AND

BAND	dst, src.b				
BAND	dst.b, src				
Operation	$dst(0) \leftarrow dst(0) \text{ AND } src(b)$ or $dst(b) \leftarrow dst(b) \text{ AND } src(0)$				
	The specified bit of the source (or the destination) is logically ANDed with the zero bit (LSB) of the destination (or source). The resultant bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.				
Flags	<ul> <li>C Unaffected.</li> <li>Z Set if the result is 0; cleared otherwise.</li> </ul>				

- S Cleared to 0.
- V Undefined.
- D Unaffected.
- H Unaffected.

#### Format

				Bytes	Cycles	Op Code	Address Mode	
						(Hex)	dst	src
	орс	dst   b   0	src	3	6	67	r0	Rb
-								
	орс	src   b   1	dst	3	6	67	Rb	r0

Note: In the second byte of the 3-byte instruction formats, the destination (or source) address is four bits, the bit address b is three bits, and the LSB address value is one bit in length.

Example
---------

Assume that R1 = 07h and register 01h = 05h.

BAND	R1, 01h.1	$\rightarrow$	R1 = 06h, register 01h = 05h
BAND	01h.1, R1	$\rightarrow$	Register 01h = 05h, R1 = 07h

In the first example, source register 01h contains the value 05h (00000101b) and destination working register R1 contains 07h (00000111b). The *BAND R1, 01h.1* statement ANDs the bit 1 value of the source register (0) with the bit 0 value of register R1 (destination), leaving the value 06h (00000110b) in register R1.



## **Bit Compare**

BCP	dst, src.b							
Operation	dst(0)-src(b)							
	The specified bit of the source is compared to (subtracted from) bit 0 (LSB) of the destination. The zero flag is set if the bits are the same; otherwise it is cleared. The contents of both operands are unaffected by the comparison.							
Flags	<ul> <li>C Unaffected.</li> <li>Z Set if the two bits are the same; cleared otherwise.</li> <li>S Cleared to 0.</li> <li>V Undefined.</li> <li>D Unaffected.</li> <li>H Unaffected.</li> </ul>							
Format	Bytes Cycles Op Code Address Mode							
	opcdst   b   0src3617r0RbNote:In the second byte of the instruction format, the destination address is four bits, the bit address b is three bits, and the LSB address value is one bit in length.							
Example	Assume that $R1 = 07h$ and register $01h = 01h$ . BCP R1, 01h.1 $\rightarrow$ R1 = 07h, register 01h = 01h							
	If destination working register R1 contains the value 07h (00000111b) and the source register 01h contains the value 01h (0000001b), the <i>BCP R1, 01h.1</i> statement compares bit 1 of the source register (01h) and bit 0 of the destination register (R1). Because the bit values are not identical, the zero flag bit (Z) is cleared in the Flags Register (0D5h).							



# Bit Complement

BITC	dst.b							
Operation	$dst(b) \leftarrow NOT dst(b)$							
	This instruction complements the specified bit within the destination without affecting any other bits in the destination.							
Flags	<ul> <li>C Unaffected.</li> <li>Z Set if the result is 0; cleared otherwise.</li> <li>S Cleared to 0.</li> <li>V Undefined.</li> <li>D Unaffected.</li> <li>H Unaffected.</li> </ul>							
Format	Bytes Cycles Op Code Address Mode							
	(Hex) dst							
	opcdst   b   02457rbNote:In the second byte of the instruction format, the destination address is four bits, the bit address b is three bits, and the LSB address value is one bit in length.							
Example	Assume that $R1 = 07h$ .							
	BITC R1.1 $\rightarrow$ R1 = 05h							
	If working register R1 contains the value 07h (00000111b), the <i>BITC R1.1</i> statement complements bit 1 of the destination and leaves the value 05h (00000101b) in register R1. Because the result of the complement is not 0, the zero flag (Z) in the Flags Register (0D5h) is cleared.							





## **Bit Reset**

BITR	dst.b								
Operation	$dst(b) \leftarrow 0$								
	The BITR instruction clears the specified bit within the destination without affecting any other bits in the destination.								
Flags	No flags are affected.								
Format		Bytes	Cycles	Op Code	Address Mode				
				(Hex)	dst				
	opc dst   b   0	2	4	77	rb				
	Note: In the second byte of the the bit address b is three	e instructior e bits, and f	n format, the the LSB add	e destination dress value is	address is four bits, one bit in length.				
Example	Assume that $R1 = 07h$ .								
	BITR R1.1 →	R1 =	05h						
	<i>BITR R1.1</i> state- alue 05h								





## Bit Set

BITS	dst.b									
Operation	$dst(b) \leftarrow 1$									
	The BITS instruction sets the specified bit within the destination without affecting any other bits in the destination.									
Flags	No flags are affected.									
Format		Bytes	Cycles	Op Code	Address Mode					
				(Hex)	dst					
	opc dst   b   1	2	4	77	rb					
	Note: In the second byte of the the bit address b is three									
Example	Assume that $R1 = 07h$ .									
	BITR R1.3 →	R1 =	0Fh							
	If working register R1 contains the value 07h (00000111b), the <i>BITS R1.3</i> statement sets bit 3 of the destination register R1 to 1, leaving the value 0Fh (00001111b).									



104

## Bit OR

BOR	dst, src.b								
BOR	dst.b, src								
Operation	$dst(0) \leftarrow dst(0) \text{ OR } src(b)$ or $dst(b) \leftarrow dst(b) \text{ OR } src(0)$ The specified bit of the source (or the destination) is logically ORed with bit 0 (LSB) of the destination (or the source). The resulting bit value is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.								
Flags	<ul> <li>C Unaffected.</li> <li>Z Set if the result is 0; cleared otherwise.</li> <li>S Cleared to 0.</li> <li>V Undefined.</li> <li>D Unaffected.</li> <li>H Unaffected.</li> </ul>								
Format	Bytes Cycles Op Code Address Mode								
	opcdstb lsrcopcdstb l0src3607r0Rbopcsrcb l1dst3607Rbr0Note:In the second byte of the 3-byte instruction formats, the destination (or source)								
	Note: In the second byte of the 3-byte instruction formats, the destination (or source) address is four bits, the bit address b is three bits, and the LSB address value is								

address is four bits, the bit address b is three bits, and the LSB address value is one bit.

Example	Assume that $R1 = 07h$ and register $01h = 03h$ .				
	BOR R1, 01h.1		$\rightarrow$	R1 = 07h, register 01h = 03h	
	BOR 0		$\rightarrow$	Register 01h = 07h, R1 = 07h	

In the first example, destination working register R1 contains the value 07h (00000111b) and source register 01h the value 03h (00000011b). The *BOR R1*, *01h.1* statement logically ORs bit 1 of register 01h (source) with bit 0 of R1 (destination). This leaves the same value (07h) in working register R1.

In the second example, destination register 01h contains the value 03h (00000011b) and the source working register R1 the value 07h (00000111b).



The *BOR 01h.2, R1* statement logically ORs bit 2 of register 01h (destination) with bit 0 of R1 (source). This leaves the value 07h in register 01h.



# Bit Test, Jump Relative on False

BTJRF	dst, src.b								
Operation	If src(b) is a 0, then $PC \leftarrow PC + dst$								
	The specified bit within the source operand is tested. If this bit is 0, the relative address is added to the program counter, and control passes to the statement for which the address is now in the PC; otherwise, the instruction following the BTJRF instruction is executed.								
Flags	No flags are affected.								
Format			Bytes	Cycles	Op Code	Address	Mode		
					(Hex)	dst	src		
	-1	dst	3	10	37	RA	rb		
	Note: In the second by bit address b is the bit ad								
Example	Assume that $R1 = 0.7F$	1.							
	BTJRF SKIP, R1.3	$\rightarrow$	PC ju	mps to Sk	(IP location				

If working register R1 contains the value 07h (00000111b), the *BTJRF SKIP*, *R1.3* statement tests bit 3. Because it is 0, the relative address is added to the PC and the PC jumps to the memory location pointed to by the SKIP. (Remember that the memory location must be within the allowed range of +127 to -128.)



## Bit Test, Jump Relative on True

BTJRT	dst, src.	.b						
Operation	If src(b)	) is a 1, then	n PC ← I	PC + dst				
	The specified bit within the source operand is tested. If it is a 1, the relati address is added to the program counter and control passes to the stateme which the address is now in the PC; otherwise, the instruction following BTJRT instruction is executed.						ement for	
Flags	No flag	is are affecte	ed.					
Format				Bytes	Cycles	Op Code	Addres	s Mode
						(Hex)	dst	src
	орс	src   b   1	dst	3	10	37	RA	rb
		In the second bit address b						

**Example** Assume that R1 = 0.7h.

BTJRT SKIP, R1.1

If working register R1 contains the value 07h (00000111b), the *BTJRT SKIP*, *R1.1* statement tests bit 1 in the source register (R1). Because it is a 1, the relative address is added to the PC and the PC jumps to the memory location pointed to by the SKIP. (Remember that the memory location must be within the allowed range of +127 to -128.)



#### 108

### **Bit XOR**

BXOR	dst, src.b
BXOR	dst.b, src
Operation	$dst(0) \leftarrow dst(0) \text{ XOR } src(b)$ or $dst(b) \leftarrow dst(b) \text{ XOR } src(0)$
	The specified bit of the source (or the destination) is logically exclusive-ORed with bit 0 (LSB) of the destination (or source). The result bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.
Flags	C Unaffected.

- Ζ Set if the result is 0; cleared otherwise.
- S Cleared to 0.
- V Undefined.
- D Unaffected.
- н Unaffected.

#### Format

				Bytes	Cycles	Op Code	Addres	s Mode
						(Hex)	dst	src
	орс	dst   b   0	src	3	6	27	r0	Rb
-								
	орс	src  b   1	dst	3	6	27	Rb	r0

Note: In the second byte of the 3-byte instruction formats, the destination (or source) address is four bits, the bit address b is three bits, and the LSB address value is one bit in length.

#### Example

Assume that R1 = 07h (00000111b) and register 01h = 03h (00000011b).

BXOR	R1, 01h.1	$\rightarrow$	R1 = 06h, register 01h = 03h
BXOR	01h.2, R1	$\rightarrow$	Register 01h = 07h, R1 = 07h

In the first example, destination working register R1 has the value 07h (00000111b) and source register 01h has the value 03h (00000011b). The BXOR R1, 01h.1 statement exclusive-ORs bit 1 of register 01h (source) with bit 0 of R1 (destination). The result bit value is stored in bit 0 of R1, changing its value from 07h to 06h. The value of source register 01h is unaffected.



109

### **Call Procedure**

~ • • •

CALL	dst		
Operation	SP	←	SP-1
	@SP	$\leftarrow$	PCL
	SP	$\leftarrow$	SP-1
	@SP	$\leftarrow$	PCH
	PC	$\leftarrow$	dst

The current contents of the program counter are pushed onto the top of the stack. The program counter value used is the address of the first instruction following the CALL instruction. The specified destination address is then loaded into the program counter and points to the first instruction of a procedure. At the end of the procedure the return instruction (RET) can be used to return to the original program flow. RET pops the top of the stack back into the program counter.

Flags No flags are affected.

#### Format

		Bytes	Cycles	Op Code	Address Mode
				(Hex)	dst
орс	dst	3	14	F6	DA
	·				
орс	dst	2	12	F4	IRR
орс	dst	2	14	D4	IA

**Example** Assume that R0 = 35h, R1 = 21h, PC = 1A47h, and SP = 0002h.

CALL	3521h	$\rightarrow$	SP = 0000h (Memory locations 0000h = 1Ah, 0001h = 4Ah, in which 4Ah is the address that follows the instruction.)
CALL	@RR0	$\rightarrow$	SP = 0000h (0000h = 1Ah, 0001h = 49h)
CALL	#40h	$\rightarrow$	SP = 0000h (0000h = 1Ah, 0001h = 49h)

In the first example, if the program counter value is 1A47h and the stack pointer contains the value 0002h, the *CALL 3521h* statement pushes the current PC value onto the top of the stack. The stack pointer now points to mem-

ZILOG Embedded In Life An DIXYS Company 110

ory location 0000h. The PC is then loaded with the value 3521h, the address of the first instruction in the program sequence to be executed.

If the contents of the program counter and stack pointer are the same as in the first example, the *CALL* @*RR0* statement produces the same result except that the 49h is stored in stack location 0001h (because the two-byte instruction format is used). The PC is then loaded with the value 3521h, the address of the first instruction in the program sequence to be executed. Assuming that the contents of the program counter and stack pointer are the same as in the first example, if program address 0040h contains 35h and program address 0041h contains 21h, the *CALL #40h* statement produces the same result as in the second example.





## **Complement Carry Flag**

CCF					
Operation	$C \leftarrow NOT C$				
	The carry flag (C) is complemented. If $C = 1$ , the value of the carry flag is changed to logic 0; if $C = 0$ , the value of the carry flag is changed to logic 1.				
Flags	C Complemented. No other flags are affected.				
Format	Bytes Cycles Op Code				
	(Hex) opc 1 4 EF				
Example	Assume that the carry $flag = 0$ .				
	CCF				
	If the carry flag = 0, the CCE instruction complements it in the Elags Register				

If the carry flag = 0, the CCF instruction complements it in the Flags Register (0D5h), changing its value from logic 0 to logic 1.



## Clear

CCF	dst								
Operation	dst ←	$dst \leftarrow 0$							
	The de	stination loca	tion is o	cleared to	0.				
Flags	No fla	No flags are affected.							
Format				Bytes	Cycles	Op Code	Addr Mode		
						(Hex)	dst		
	орс	dst		2	4	B0	R		
					4	B1	IR		
Example	Assum	e that Registe	er 00h =	= 4Fh, regi	ister 01h =	02h, and reg	gister 02h = 5Eh.		
	CLR	00h	$\rightarrow$	Regi	ister 00h =	00h			
	CLR @01h $\rightarrow$ Register 01h = 02h, register 02h = 00h In Register (R) Addressing Mode, the <i>CLR 00h</i> statement clears the destination register 00h value to 00h. In the second example, the <i>CLR @01h</i> statement uses Indirect Register (IR) Addressing Mode to clear the 02h register value to 00h.						02h = 00h		
							01h statement		



## Complement

СОМ	dst							
Operation	dst ←	$dst \leftarrow NOT dst$						
			ts of the desti s are changed				plemented (	one's comple-
Flags	C Z S V D H	<ul> <li>Z Set if the result is 0; cleared otherwise.</li> <li>S Set if the result bit 7 is set; cleared otherwise.</li> <li>V Always reset to 0.</li> <li>D Unaffected.</li> </ul>						
Format					Bytes	Cycles	Op Code	Address Mode
							(Hex)	dst
	op	)C	dst		2	4	60	R
						4	61	IR
Example	Assu	me the	t R1 = 07h a	ind re	gister 0 <sup>-</sup>	7h = 0F1h.		
	CON	/ R	1	$\rightarrow$	R1 =	• 0F8h		
	CON	/ @	)R1	$\rightarrow$	R1 =	07h, regis	ter 07h = 0I	Ξh
	In the first example, destination working register R1 contains the value 07h (00000111b). The <i>COM R1</i> statement complements all of the bits in R1: all logic 1s are changed to logic 0s, and vice-versa, leaving the value 0F8h (11111000b). In the second example, Indirect Register (IR) Addressing Mode is used to com plement the value of destination register 07h (11110001b), leaving the new value 0Eh (00001110b).						he bits in R1: all value OF8h ode is used to com-	



### Compare

СР	dst,	src									
Operation	dst ∢	– sr	с								
	and	The source operand is compared to (subtracted from) the destination operand, and the appropriate flags are set accordingly. The contents of both operands are unaffected by the comparison.									
Flags	C Z S V D H	Se Se Se Un	t if the re t if the re	sult is 0; c sult is neg	cleared oth gative; clea	erwise. Ired otherw	d otherwise vise. I otherwise.				
Format					Bytes	Cycles	Op Code	Addres	s Mode		
							(Hex)	dst	src		
	0	oc	dst   src		2	4	A2	r	r		
						6	A3	r	lr		
	O	C	src	dst	3	6	A4	R	R		
						6	A5	R	IR		

3

орс

Example

1. Assume that R1 = 02h and R2 = 03h.

src

dst

 $\mbox{CP} \qquad \mbox{R1, R2} \qquad \rightarrow \qquad \mbox{Set the C and S flags}$ 

Destination working register R1 contains the value 02h and source register R2 contains the value 03h. The *CP R1, R2* statement subtracts the R2 value (source/subtrahend) from the R1 value (destination/minuend). Because a borrow occurs and the difference is negative, C and S are 1.

6

A6

R

IM

2. Assume that R1 = 05h and R2 = 0Ah

	CP	R1, R2
	JP	UGE, SKIP
	INC	R1
SKIP	LD	R3, R1



In this example, destination working register R1 contains the value 05h which is less than the contents of the source working register R2 (0Ah). The *CP R1*, *R2* statement generates C = 1 and the JP instruction does not jump to the SKIP location. After the *LD R3*, *R1* statement executes, the value 06h remains in working register R3.





# Compare, Increment, and Jump on Equal

CPIJE	dst, src, RA							
Operation	If $dst - src = 0$ , $PC \leftarrow PC + RA$							
	$Ir \leftarrow Ir + 1$							
	The source operand is compared to (subtracted from) the destination operand If the result is 0, the relative address is added to the program counter and con- trol passes to the statement for which the address is now in the program coun- ter. Otherwise, the instruction immediately following the CPIJE instruction executed. In either case, the source pointer is incremented by one before the next instruction is executed.							
Flags	No flags are affected.							
Format	Bytes Cycles Op Code Address Mode							
	opcdst   srcRA312C2rIrNote:Execution time is 18 cycles if the jump is taken or 16 cycles if it is not taken.							
Example	Assume that $R1 = 02h$ , $R2 = 03h$ , and register $03h = 02h$ .							
	CPIJE R1, @R2, SKIP $\rightarrow$ R2 = 04h, PC jumps to SKIP location							
	In this example, working register R1 contains the value 02h, working register R2 the value 03h, and register 03 contains 02h. The <i>CPIJE R1</i> , @ <i>R2</i> , <i>SKIP</i> statement compares the @R2 value 02h (0000010b) to 02h (0000010b). Because the result of the comparison is equal, the relative address is added to the PC and the PC then jumps to the memory location pointed to by SKIP. The source register (R2) is incremented by one, leaving a value of 04h. (Remember that the memory location must be within the allowed range of +127 to -128.)							



#### Zilog Embedded in Life An DXXYS Company 117

# Compare, Increment, and Jump on NonEqual

CPIJE	dst, src, RA	
Operation	If $dst - src = 0$ , $PC \leftarrow PC + RA$	
	$Ir \leftarrow Ir + 1$	
	The source operand is compared to (subtracted from) the destination operand. If the result is 0, the relative address is added to the program counter and con- trol passes to the statement for which the address is now in the program coun- ter. Otherwise, the instruction immediately following the CPIJE instruction is executed. In either case, the source pointer is incremented by one before the next instruction is executed.	-
Flags	No flags are affected.	
Format	Bytes Cycles Op Code Address Mode	)
	(Hex) dst src	
	opc dst   src RA 3 12 C2 r Ir	
	Note: Execution time is 18 cycles if the jump is taken or 16 cycles if it is not taken.	
Example	Assume that $R1 = 02h$ , $R2 = 03h$ , and register $03h = 02h$ .	
	CPIJE R1, @R2, SKIP $\rightarrow$ R2 = 04h, PC jumps to SKIP location	
	Working register R1 contains the value 02h, working register R2 (the source pointer) the value 03h, and general register 03 the value 04h. The <i>CPIJNE R1</i> @ <i>R2</i> , <i>SKIP</i> statement subtracts 04h (00000100b) from 02h (0000010b). Because the result of the comparison is nonequal, the relative address is added to the PC and the PC then jumps to the memory location pointed to by SKIP. The source pointer register (R2) is also incremented by one, leaving a value o 04h. (Remember that the memory location must be within the allowed range of $+127$ to $-128$ .)	<i>l</i> , d



## **Decimal Adjust**

#### DA dst

**Operation** dst  $\leftarrow$  DA dst

The destination operand is adjusted to form two 4-bit BCD digits following an addition or subtraction operation. For addition (ADD, ADC) or subtraction (SUB, SBC), Table 31 indicates the operations performed. These operations are undefined if the destination operand is not the result of a valid addition or subtraction of BCD digits.

Instruction	Carry Before DA	Bits 4–7 Value (Hex)	H Flag Before DA	Bits 0–3 Value (Hex)	Number Added to Byte	Carry After DA
ADD	0	0–9	0	0–9	00	0
ADC	0	0–8	0	A–F	06	0
	0	0–9	1	0–3	06	0
	0	A–F	0	0–9	60	1
	0	9–F	0	A–F	66	1
	0	A–F	1	0–3	66	1
	1	0–2	0	0–9	60	1
	1	0–2	0	A–F	66	1
	1	0–3	1	0–3	66	1
SUB	0	0–9	0	0–9	00 =00	0
SBC	0	0–8	1	6–F	FA =–06	0
	1	7–F	0	0–9	A0 =60	1
	1	6–F	1	6–F	9A =-66	1

#### Table 31. DA Instruction

#### Flags

- C Set if there is a carry from the most significant bit; cleared otherwise (see Table 31).
- Z Set if result is 0; cleared otherwise.
- S Set if result bit 7 is set; cleared otherwise.
- V Undefined.
- D Unaffected.
- H Unaffected.





Format					Op Code	Address Mode	
			Byte	s Cycles	6 (Hex)	dst	
	opc c	lst	2	4	40	R	
	<u> </u>			4	41	IR	
Example		ains 27 (BC	CD), and add	lress 27h coi	ntains 46 (BC	,	
	ADD R	1, R0 ; (	$C \leftarrow 0, H \leftarrow$	0, Bits 4–7 :	= 3, bits 0–3 =	= C, R1 ← 3Ch	
	DA R	1 ; F	R1 ← 3Ch +	- 06			
	If addition is performed using the BCD values 15 and 27, the result should be 42. The sum is incorrect, however, when the binary representations are added in the destination location using standard binary arithmetic:						
		0001	0101	15			
	+	0010	0111	27			
		0011	1100	= 3C	า		
	The DA ins obtained:	truction adj	justs this res	sult so that th	e correct BC	D representation is	
		0011	1100				
	+	0000	0110				
		0100	0010	= 42			

Assuming the same values given above, the following statements leave the value 31 (BCD) in address 27h (@R1).

SUB	27h, R0	; C $\leftarrow$ 0, H $\leftarrow$ 0, Bits 4–7 = 3, bits 0–3 = 1
DA	@R1	; @R1 ← 31–0



### Decrement

DEC	dst							
Operation	dst ←	- dst – 1						
	The c	contents of the destin	nation	operan	d are decre	emented by	one.	
Flags	<ul> <li>C Unaffected.</li> <li>Z Set if the result is 0; cleared otherwise.</li> <li>S Cleared to 0.</li> <li>V Undefined.</li> <li>D Unaffected.</li> <li>H Unaffected.</li> </ul>							
Format			В	ytes	Cycles	Op Code	Address Mode	
						(Hex)	dst	
	ор	c dst		2	4	00	R	
					4	01	IR	
Example	Assu	me that $R1 = 03h$ and	nd regi	ster 03	h=10h.			
	DEC	R1	$\rightarrow$	R1 =	02h			
	DEC	@R1	$\rightarrow$	Regis	ster 03h =	0Fh		

In the first example, if working register R1 contains the value 03h, the *DEC R1* statement decrements the hexadecimal value by one, leaving the value 02h. In the second example, the *DEC* @*R1* statement decrements the value 10h contained in the destination register 03h by one, leaving the value 0Fh.



## **Decrement Word**

DECW	dst							
Operation	dst ← dst	$dst \leftarrow dst - 1$						
	the operation	The contents of the destination location (which must be an even address) and the operand following that location are treated as a single 16-bit value that is decremented by one.						
Flags	<ul><li>Z Set</li><li>S Set</li><li>V Set</li><li>D Una</li></ul>	<ul> <li>Z Set if the result is 0; cleared otherwise.</li> <li>S Set if the result is negative; cleared otherwise.</li> <li>V Set if arithmetic overflow occurred; cleared otherwise.</li> <li>D Unaffected.</li> </ul>						
Format			Bytes	Cycles	Op Code	Address Mode		
					(Hex)	dst		
	орс	dst	2	8	80	RR		
				8	81	IR		
Example	Assume the same the		, R1 = 34h, R2	2 = 30h, re	gister 30h =	OFh, and register		
	DECW	RR0	$\rightarrow$ R0	= 12h, R1 =	= 33h			
	DECW	@R2	→ Reg	jister 30h =	0Fh, registe	er 31h = 20h		
	R1 the va	lue 34h. The R1 as a 16-bit	DECW RR0 s	tatement ad	dresses R0 a	ne 12h and register and the following I by one, leaving		
Note	together v	A system malfunction may occur if you use a Zero flag (FLAGS.6) result together with a DECW instruction. To avoid this problem, Zilog recommends that you use DECW as shown in the following example:						
	LOOP:	DECW	RR0					
		LD	R2, R1					
		OR	R2, R0					
		JR	NZ, LOOP					



## **Disable Interrupts**

DI							
Operation	$\mathrm{SYM}\left(0\right) \leftarrow 0$						
	Bit 0 of the System Mode Control Register, SYM.0, is cleared to 0, globally disabling all interrupt processing. Interrupt requests will continue to set their respective interrupt pending bits; however, the CPU will not service them while interrupt processing is disabled.						
Flags	No flags are affected.						
Format		Bytes	Cycles	Op Code			
				(Hex)			
	орс	1	4	8F			
Example	Assume that SYM = 01h.						
	DI						
	If the value of the SYM Register is 01h, the <i>DI</i> statement leaves the new value 00h in the register and clears SYM.0 to 0, disabling interrupt processing.						
	Execute a DI instruction price	r to chang	ving the In	terrunt Mask (IMR) Interrunt			

Execute a DI instruction prior to changing the Interrupt Mask (IMR), Interrupt Pending (IPR), and Interrupt Request (IRQ) registers.



## Divide (Unsigned)

DIV	dst, src								
Operation	dst ÷ src								
	dst (UPPER) $\leftarrow$ REMAINDER								
	dst (LOWER) $\leftarrow$ QUOTIENT								
	The destination operand (16 bits) is divided by the source operand (8 bits). The quotient (8 bits) is stored in the lower half of the destination. The remainder (8 bits) is stored in the upper half of the destination. When the quotient is ,,d 28, the numbers stored in the upper and lower halves of the destination for quotien and remainder are incorrect. Both operands are treated as unsigned integers.								
Flags	<ul> <li>C Set if the V flag is set and quotient is between 2<sup>8</sup> and 2<sup>9</sup> – 1; cleared otherwise.</li> <li>Z Set if divisor or quotient = 0; cleared otherwise.</li> <li>S Set if MSB of quotient = 1; cleared otherwise.</li> <li>V Set if quotient is ≥ 28 or if divisor = 0; cleared otherwise.</li> <li>D Unaffected.</li> <li>H Unaffected.</li> </ul>								
Format	Bytes Cycles Op Code Address Mode								
	(Hex) dst src								
	opc src dst 3 26/10 94 RR R								
	26/10 95 RR IR								
	26/10 96 RR IM								
	Note: Execution takes 10 cycles if the divide-by-zero is attempted; otherwise it takes 26 cycles.								

**Example** Assume that R0 = 10h, R1 = 03h, R2 = 40h, register 40h = 80h.

DIV	RR0, R2	$\rightarrow$	R0 = 03h, R1 = 40h
DIV	RR0, @R2	$\rightarrow$	R0 = 03h, R1 = 20h
DIV	RR0, #20h	$\rightarrow$	R0 = 03h, R1 = 80h

In the first example, destination working register pair RR0 contains the values 10h (R0) and 03h (R1), and register R2 contains the value 40h. The *DIV RR0*, *R2* statement divides the 16-bit RR0 value by the 8-bit value of the R2 (source) register. After the DIV instruction, R0 contains the value 03h and R1 contains





40h. The 8-bit remainder is stored in the upper half of the destination register RR0 (R0) and the quotient in the lower half (R1).



## Decrement and Jump if NonZero

DJNZ	r, dst
Operation	$r \leftarrow r - 1$
	If $r \neq 0$ , PC $\leftarrow$ PC + dst
	The working register being used as a counter is decremented. If the contents of the register are not logic 0 after decrementing, the relative address is added to the program counter and control passes to the statement for which the address is now in the PC. The range of the relative address is $+127$ to $-128$ , and the original value of the PC is taken to be the address of the instruction byte following the <i>DJNZ</i> statement.

**Note:** In case of using DJNZ instruction, the working register being used as a counter should be set at the one of location OCOh to OCFh with SRP, SRP0, or SRP1 instruction.

Flags	No flags	are affected.				
Format			Bytes	Cycles	Op Code	Address Mode
	r   opc	dst	2	8 (jump taken) 8 (no jump)	(Hex) rA r = 0 to F	dst RA
Example	Assume SRP DJNZ	that R1 = 02h #0C0h R1, LOOP	and LOC	P is the label of	a relative a	ddress.
	is used a In the ex	s the destination	on operan 1g register	d instead of a nu	meric relati	nany cases, a label ve address value. and LOOP is the
				decrements regis of R1 after the c	•	

jump is taken to the relative address specified by the LOOP label.



# Enable Interrupts

### ΕI

Operation	SYM (0) $\leftarrow 1$ An EI instruction sets bit 0 of the System Mode Register, SYM.0, to 1. This allows interrupts to be serviced as they occur (assuming they have highest pri- ority). If an interrupt's pending bit is set while interrupt processing is disabled (by executing a DI instruction), it will be serviced when you execute the EI instruction.			
Flags	No flags are affected.			
Format		Bytes	Cycles	Op Code (Hex)
	орс	1	4	9F
Example	Assume that $SYM = 00h$ .			
	If the SYM Register contai	ins the valu	e 00h, i.e.	, if interrupts are currently dis-

(SYM.0 is the enable bit for global interrupt processing.)

abled, the *EI* statement sets the SYM Register to 01h, enabling all interrupts.





## Enter

### ENTER

(

Operation	SP	←	SP-2
	@SP	$\leftarrow$	IP
	IP	$\leftarrow$	PC
	PC	$\leftarrow$	@IP
	IP	$\leftarrow$	IP + 2


This instruction is useful when implementing threaded-code languages. The contents of the instruction pointer are pushed to the stack. The program counter (PC) value is then written to the instruction pointer. The program memory word that is pointed to by the instruction pointer is loaded into the PC, and the instruction pointer is incremented by two.


**Flags** No flags are affected.

Format		Bytes	Cycles	Op Code
				(Hex)
	орс	1	14	1F

Example

Figure 50 shows an example of how to use an ENTER statement.









128

# Exit

EXIT


IP	←	@SP
SP	$\leftarrow$	SP + 2
PC	←	@IP
IP	←	IP + 2
	SP PC	SP ← PC ←

This instruction is useful when implementing threaded-code languages. The stack value is popped and loaded into the instruction pointer. The program memory word that is pointed to by the instruction pointer is then loaded into the program counter, and the instruction pointer is incremented by two.

Bytes	Cycles	Op Code
		(Hex)
1	14 (internal stack)	2F
	16 (internal stack)	
	Bytes 1	1 14 (internal stack)

Example

Figure 51 shows an example of how to use an *EXIT* statement.







#### Embedded In Life An DIXYS Company 129

# Idle Operation

IDLE	
Operation	The IDLE instruction stops the CPU clock while allowing system clock oscilla- tion to continue. Idle Mode can be released by an interrupt request (IRQ) or an external reset operation.
Flags	No flags are affected.
Format	Bytes Cycles Op Code
	(Hex)
	opc 1 4 6F
Example	The IDLE instruction stops the CPU clock but not the system clock.



## Increment

INC	dst					
Operation	dst $\leftarrow$ dst + 1 The contents of the destination operand are incremented by one.					
Flags	<ul> <li>C Unaffected.</li> <li>Z Set if the result is 0; cleared otherwise.</li> <li>S Set if the result is negative; cleared otherwise.</li> <li>V Set if arithmetic overflow occurred; cleared otherwise.</li> <li>D Unaffected.</li> <li>H Unaffected.</li> </ul>					
Format			Bytes	Cycles	Op Code	Address Mode
					(Hex)	dst
	dst   src		1	4	rE	r
					r = 0 to F	
	орс	dst	2	4	20	R
				4	21	IR
Example	Assume t	hat $R0 = 1Bh$ , reg	gister 00h =	OCh, and	register 1Bh	h = 0Fh.
	INC	R0	$\rightarrow$ R0 =	1Ch		
	INC	00h	→ Regi	ster 00h =	0Dh	
	INC	@R0	$\rightarrow$ R0 =	1Bh, regis	ster 01h = 10	Dh
	In the first example, if destination working register R0 contains the value 1Bh, the <i>INC R0</i> statement leaves the value 1Ch in that same register.					
	The next example shows the effect an INC instruction has on register 00h, assuming that it contains the value 0Ch.				n register OOh,	

In the third example, INC is used in Indirect Register (IR) Addressing Mode to increment the value of register 1Bh from 0Fh to 10h.



# Increment Word

INCW	dst				
Operation	$dst \leftarrow dst + 1$	$dst \leftarrow dst + 1$			
	The contents of the destination (which must be an even address) and the byte following that location are treated as a single 16-bit value that is incremented by one.				
Flags	<ul> <li>C Unaffected.</li> <li>Z Set if the result is 0; cleared otherwise.</li> <li>S Set if the result is negative; cleared otherwise.</li> <li>V Set if arithmetic overflow occurred; cleared otherwise.</li> <li>D Unaffected.</li> <li>H Unaffected.</li> </ul>				
Format		Bytes	Cycles	Op Code	Address Mode
	opc dst	2	8	<b>(Hex)</b> A0	dst RR
	opc dst	2	8	A0 A1	IR
Example	Assume that R0 = 1Ah, 0FFh.	R1 = 02h, regi	ister 02h =	= OFh, and r	egister 03h =
	INCW RR0 $\rightarrow$ R0 = 1Ah, R1 = 03h				
	INCW @R1 $\rightarrow$ Register 02h = 10h, register 03h = 00h				
In the first example, the working register pair RR0 contains the value 1Ah in register R0 and 02h in register R1. The <i>INCW RR0</i> statement increments the 16-bit destination by one, leaving the value 03h in register R1. In the second example, the <i>INCW</i> @ <i>R1</i> statement uses Indirect Register (IR) Addressing Mode to increment the contents of general register 03h from 0FFh to 00h and register 02h from 0Fh to 10h.					
with an I	n malfunction may occur in NCW instruction. To avoi	id this problem			

as shown in the following example:



LOOP:	INCW	RR0
	LD	R2, R1
	OR	R2, R0
	JR	NZ, LOOP



## Interrupt Return

**IRET** IRET (Normal), IRET (FAST)


Operation	FLAGS	$\leftarrow$	@SP
	SP	$\leftarrow$	SP + 1
	PC	$\leftarrow$	@SP
	SP	←	SP + 2
	SYM (0)	$\leftarrow$	1
	PC	$\leftrightarrow$	IP
	FLAGS	←	FLAGS
	FIS	$\leftarrow$	0

This instruction is used at the end of an interrupt service routine. It restores the Flags Register and the program counter. It also reenables global interrupts. A *normal IRET* is executed only if the fast interrupt status bit (FIS, bit 1 of the Flags Register, OD5h) is cleared (= 0). If a fast interrupt occurred, IRET clears the FIS bit that is set at the beginning of the service routine.


**Flags** All flags are restored to their original settings (i.e., the settings before the interrupt occurred).

Format	IRET (Normal)	Bytes	Cycles	Op Code (Hex)
	орс	1	10 (internal stack)	BF
			12 (internal stack)	
	IRET (Fast)	<b>Bytes</b> 1	Cycles 6	<b>Op Code</b> BF

**Example** In the Figure 52, the instruction pointer is initially loaded with 100h in the main program before interrupts are enabled. When an interrupt occurs, the program counter and instruction pointer are swapped, causing the PC to jump to address 100h and the IP to keep the return address.









**Note:** In the fast interrupt example above, if the last instruction is not a jump to IRET, you must pay attention to the order of the last two instructions. The IRET cannot be immediately proceeded by a clearing of the interrupt status (as with a reset of the IPR Register).

The last instruction in the service routine normally is a jump to IRET at address FFh. This causes the instruction pointer to be loaded with 100h again and the program counter to jump back to the main program. Now, the next interrupt can occur and the IP is still correct at 100h.

>





## Jump

JP	cc, dst (Conditional)
JP	dst (Unconditional)
Operation	If cc is true, $PC \leftarrow dst$
	The conditional JUMP instruction transfers program control to the destination address if the condition specified by the condition code (cc) is true; otherwise, the instruction following the JP instruction is executed. The unconditional JP simply replaces the contents of the PC with the contents of the specified register pair. Control then passes to the statement addressed by the PC.

#### Flags No flags are affected.

#### Format

		Bytes <sup>1</sup>	Cycles	Op Code (Hex)	Address Mode dst
cc   opc <sup>2</sup>	dst	3	8	ccD	DA
			6	cc = 0 to F	
орс	SrC	2	8	30	IRR
<b>N</b> 1 1					

Notes:

- 1. The 3-byte format is used for a conditional jump and the 2-byte format for an unconditional jump.
- 2. In the first byte of the three-byte instruction format (conditional jump), the condition code and the op code are both four bits.

Example	Assume that the carry flag $(C) = 1$			= 1, register $00 = 01h$ and register $01 = 20h$ .		
	JP	C, LABEL_W	$\rightarrow$	LABEL_W = 1000h, PC = 1000h		
	JP	@00h	$\rightarrow$	PC = 0120h		

The first example shows a conditional JP. Assuming that the carry flag is set to 1, the *JP C*, *LABEL\_W* statement replaces the contents of the PC with the value 1000h and transfers control to that location. Had the carry flag not been set, control would then have passed to the statement immediately following the JP instruction.

The second example shows an unconditional JP. The *JP* @00 statement replaces the contents of the PC with the contents of the register pair 00h and 01h, leaving the value 0120h.



# Jump Relative

JR	cc, dst					
Operation	If cc is tru	$e, PC \leftarrow PC + d$	lst			
	If the condition specified by the condition code (cc) is true, the relative address is added to the program counter and control passes to the statement for which the address is now in the program counter; otherwise, the instruction following the JR instruction is executed; see the list of condition codes in <u>Table 30</u> on page 93.					
	The range of the relative address is $+127$ , $-128$ , and the original value of the program counter is taken to be the address of the first instruction byte following the <i>JR</i> statement.					
Flags	No flags are affected.					
Format			Bytes	Cycles	Op Code	Address Mode
	*				(Hex)	dst
	cc   opc	dst	2	6	ccb	RA
	. <u> </u>				cc = 0 to F	
	Note: *In the first byte of the two-byte instruction format, the condition code and the or code are each four bits.					tion code and the op
Example	Assume th	at the carry flag	g = 1 and L	ABEL_X	=1FF7h.	
	JR	C, LABEL_X	→ PC	= 1FF7h		
	statement	passes control to	o the stater	nent for w	hich the addr	JR C, LABEL_X ess is now in the build be executed.



## Load

LD	dst, src							
Operation	$dst \leftarrow src$							
	The conte are unaffe		source are	loaded in	to the des	tination. The	e source's	s contents
Flags	No flags a	are affecte	d.					
Format				Bytes	Cycles	Op Code	Addres	s Mode
						(Hex)	dst	src
	dst   src	src		2	4	rC	r	IM
					4	r8	r	R
	src   opc	dst		2	4	r9	R	r
						r = 0 to F		
		1	1					
	орс	dst   src		2	4	C7	r	lr
					4	D7	lr	r
	орс	src	dst	3	6	E4	R	R
					6	E5	R	IR
	орс	dst	SrC	3	6	E6	R	IM
	. <u></u>				6	D6	IR	IM
	орс	SrC	dst	3	6	F5	IR	R
	<u> </u>	I						
	орс	dst   src	Х	3	6	87	r	x[r]
	орс	src   dst	х	3	6	97	x[r]	r
				-	-	-		

## Example

Assume that R0 = 01h, R1 = 0Ah, register 00h = 01h, register 01h = 20h, register 02h = 02h, LOOP = 30h and register 3Ah = 0FFh.

LD	R0, #10h	$\rightarrow$	R0 = 10h
LD	R0, 01h	$\rightarrow$	R0 = 20h, register 01h = 20h
LD	01h, R0	$\rightarrow$	Register 01h = 01h, R0 = 01h



LD R1, $@R0 \rightarrow R1 = 20h, R0 = 01h$	
---------------------------------------------	--

- LD @R0, R1  $\rightarrow$  R0 = 01h, R1 = 0Ah, register 01h = 0Ah
- LD 00h, 01h  $\rightarrow$  Register 00h = 20h, register 01h = 20h
- LD 02h, @00h  $\rightarrow$  Register 02h = 20h, register 00h = 01h
- LD 00h, #0Ah  $\rightarrow$  Register 00h = 0Ah
- LD @00h, #10h  $\rightarrow$  Register 00h = 01h, register 01h = 10h
- LD @00h, 02h  $\rightarrow$  Register 00h = 01h, register 01h = 02, register 02h = 02h
- LD R0, #LOOP[R1]  $\rightarrow$  R0 = 0FFh, R1 = 0Ah
- LD #LOOP[R0], R1  $\rightarrow$  Register 31h = 0Ah, R0 = 01h, R1 = 0Ah



# Load Bit

LDB	dst, src.b					
LDB	dst.b, src					
Operation	$dst(0) \leftarrow src(b)$ or $dst(b) \leftarrow src(0)$ The specified bit of the source is loaded into bit 0 (LSB) of the destination, or bit 0 of the source is loaded into the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.					
Flags	No flags are affected.					
Format	Bytes Cycles Op Code Address Mode					
	(Hex) dst src					
	opc         dst   b   0         src         3         6         47         r0         Rb					
	opc src   b   1 dst 3 6 47 Rb r0					
	Note: In the second byte of the instruction formats, the destination (or source) address is four bits, the bit address b is three bits, and the LSB address value is one bit in length.					
Example	Assume that $R0 = 06h$ and general register $00h = 05h$ .					
	LDB R0, 00h.2 $\rightarrow$ R0 = 07h, register 00h = 05h					
	LDB 00h.0, R0 $\rightarrow$ R0 = 06h, register 00h = 04h					
	In the first example, destination working register R0 contains the value 06h and the source general register 00h the value 05h. The <i>LD R0, 00h.2</i> statement loads the bit 2 value of the 00h register into bit 0 of the R0 register, leaving the value 07h in register R0.					

In the second example, 00h is the destination register. The *LD 00h.0, R0* statement loads bit 0 of register R0 to the specified bit (bit 0) of the destination register, leaving 04h in general register 00h.



# Load Memory

LDC/LDE	dst, src
---------	----------

Operation dst ← src

> This instruction loads a byte from program or data memory into a working register or vice-versa. The source values are unaffected. LDC refers to program memory and LDE to data memory. The assembler causes Irr or rr values to be even numbers for program memory and odd numbers for data memory.

Flags

No flags are affected.

#### Format

		Bytes	Cycles	Op Code	Addres	s Mode
				(Hex)	dst	src
opc dst   src		2	10	C3	r	Irr
opc src   dst		2	10	D3	Irr	r
opc dst   src	XS	3	12	E7	r	XS[rr]
opc src   dst	XS	3	12	F7	XS[rr]	r
opc dst   src	XLL XLH	4	14	A7	r	XL[rr]
opc src   dst	XL <sub>L</sub> XL <sub>H</sub>	4	14	B7	XL[rr]	r
opc dst   0000	DA <sub>L</sub> DA <sub>H</sub>	4	14	A7	r	DA
opc src   0000	DA <sub>L</sub> DA <sub>H</sub>	4	14	B7	DA	r
opc dst   0001	DA <sub>L</sub> DA <sub>H</sub>	4	14	A7	r	DA





		Bytes	Cycles	Op Code	Addres	s Mode
opc s	src   0001 DA <sub>L</sub> DA <sub>H</sub>	4	14	<b>(Hex)</b> B7	dst DA	src r
<ol> <li>Note:         <ol> <li>The source (src) or working register pair[rr] for formats 5 and 6 cannot use register pair 0–1.</li> <li>For formats 3 and 4, the destination address XS[rr] and the source address XS[rr] are each one byte.</li> <li>For formats 5 and 6, the destination address XL[rr] and the source address XL[rr] are each two bytes.</li> </ol> </li> <li>The DA and r source values for formats 7 and 8 are used to address program memory; the second set of values, used in formats 9 and 10, are used to address data memory.</li> </ol>						
tions 01	e that R0 = 11h, R1 = 103h = 4Fh, 0104h = emory locations 0103h	1A, 0105	h = 6Dh,	<b>and</b> 1104h	= 88h. Ez	xternal
LDC	R0, @RR2			of program r 2 = 01h, R3	•	ocation
LDE	R0, @RR2			of external o ) = 2Ah, R2		
LDC*	@RR2, R0	memory	location 0	R0) is loade 104h (RR2 R3 → no ch	), working	•
LDE	@RR2, R0	data mer	nory locat	R0) is loade tion 0104h ( R3 → no cl	(RR2), wo	
LDC	R0, #01h[RR2]			of program i ), R0 = 6Dł		
LDE	R0, #01h[RR2]		0105h (01	of external o h + RR2), F		
LDC*	#01h[RR2], R0	; 11h (co	ntents of I	R0) is loade 105h (01h ·	•	gram
LDE	#01h[RR2], R0	; 11h (co	ntents of I	R0) is Ìoade tion 0105h (	ed into ext	
LDC	R0, #1000h[RR2]	; R0 ← (	contents o	of program i 04h), R0 =	memory lo	ocation
Noto: *	Those instructions are n	ot support	od by mock	od POM typ	o dovicos	

Note: \*These instructions are not supported by masked ROM type devices.

Example



142

LDE	R0, #1000h[RR2]	; R0 $\leftarrow$ contents of external data memory location 1104h (1000h + 0104h), R0 = 98h, R2 = 01h, R3 = 04h
LDC	R0, 1104h	; R0 $\leftarrow$ contents of program memory location 1104h, R0 = 88h
LDE	R0, 1104h	; 0 ← contents of external data memory location 1104h, R0 = 98h
LDC*	1105h, R0	; 11h (contents of R0) is loaded into program memory location 1105h, (1105h) $\leftarrow$ 11h
LDE	1105h, R0	; 11h (contents of R0) is loaded into external data memory location 1105h, (1105h) $\leftarrow$ 11h
Note:	*These instructions are	not supported by masked ROM type devices.



# Load Memory and Decrement

LDCD/LDED	dst,	src
-----------	------	-----

**Operation** dst  $\leftarrow$  src

 $rr \leftarrow rr - 1$ 

These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then decremented. The contents of the source are unaffected.

LDCD references program memory and LDED references external data memory. The assembler causes Irr to be an even number for program memory and an odd number for data memory.

#### Flags No flags are affected.

Format			Bytes	Cycles	Op Code (Hex)	Addres dst	s Mode src
	орс	dst   src	2	10	E2	r	Irr
Example			, R7 = 33h, R8 = ata memory loca	• •	•	ory location	on 1033h
	LDCD	R8, @RR6	; 0CDh (conte is loaded into = 0CDh, R6 =	R8 and R	R6 is decre	mented b	y one, R8
	LDED	R8, @RR6	; 0DDh (conte loaded into R8 ← RR6 – 1),	3 and RR6	is decreme	ented by	one (RR6



# Load Memory and Increment

LDCI/LDEI	dst, src						
Operation	dst ← sr	c					
	rr ← rr +	- 1					
	gram or specified loaded in	These instructions are used for user stacks or block transfers of data from pro- gram or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then incremented automatically. The contents of the source are unaffected.					
	assemble	LDCI refers to program memory and LDEI refers to external data memory. The assembler causes Irr to be an even number for program memory and an odd number for data memory.					
Flags	No flags	are affected.					
_ /	Bytes Cycles Op Code Address Mode						
Format			Bytes	Cycles	Op Code	Address	Mode
Format			Bytes	Cycles	Op Code (Hex)	Address dst	Mode src
Format	орс	dst   src	Bytes 2	Cycles	-		
Format Example	Assume 1033h =	that R6 = 10h,	2 .R7 = 33h, R8 = .84h = 0C5h, ext	<b>10</b> = 12h, pro	(Hex) E3	dst r	src Irr ns
	Assume 1033h =	that R6 = 10h,	2 .R7 = 33h, R8 = .84h = 0C5h, ext	10 = 12h, pro ernal data nts of proo R8 and R	(Hex) E3 ogram memo memory lo gram memo R6 is increm	dst r ory location cations 10 ry location nented by a	src Irr ns 33h = 1033h) one



# Load Memory with PreDecrement

LDCPD/ LDEPD	dst, src					
Operation	$rr \leftarrow rr - 1$					
	dst ← src					
	These instructions are memory from the regi by a working register location are then load source are unaffected.	ster file. The add pair and is first d ed into the destin	ress of the	e memory lo ed. The cont	ocation is stents of the	specified e source
	LDCPD refers to prog ory. The assembler ca an odd number for ext	uses Irr to be an	even num			
Flags	No flags are affected.					
Format		Bytes	Cycles	Op Code	Address	s Mode
				(Hex)	dst	src
	opc dst   src	2	14	F2	Irr	r
Example	Assume that $R0 = 771$	h, $R6 = 30h$ and	R7=00h			
	LDCPD @RR6, R0	; (RR6 ← RR6 program memo 77h, R6 = 2Fh,	ory location	n 2FFFh (30	,	
	LDEPD @RR6, R0	; (RR6 ← RR6 external data m = 77h, R6 = 2F	emory loc	ation 2FFF	,	



# Load Memory with PreIncrement

LDCPI/ LDEPI	dst, src						
Operation	$rr \leftarrow rr + 1$	l					
	$dst \gets src$						
	memory fr by a worki	rom the registing register predicter	used for block t ster file. The add pair and is first i o the destination	lress of the ncremente	e memory lo ed. The cont	ocation is s ents of the	specified e source
	The assem		am memory and Irr to be an even nemory.				-
Flags	No flags a	re affected.					
Format			Bytes	Cycles	Op Code	Address	s Mode
					(Hex)	dst	src
	орс	dst   src	2	14	F3	Irr	r
Example	Assume th	at R0 = 7Fh	n, <b>R6</b> = 21h and	R7 = OFF	h.		
	LDCPI (	@RR6, R0	; (RR6 ← RR6 program memo 7Fh, R6 = 22h	ory location	n 2200h (21	,	
	LDEPD (	@RR6, R0	; (RR6 ← RR6 external data n = 7Fh, R6 = 22	nemory loc	ation 2200h	,	



# Load Word

LDW	dst, src									
Operation		$dst \leftarrow src$								
operation										
			f the sou irce are u	· ·	· · · · · · · · · · · · · · · · · · ·	loaded in	to the desti	nation. T	ne con-	
Flags	No flag	gs are at	fected.							
Format					Bytes	Cycles	Op Code	Addres	s Mode	
							(Hex)	dst	src	
	орс	src	dst		3	8	C4	RR	RR	
						8	C5	RR	IR	
	орс	dst	sr	С	4	8	C6	RR	IML	
Example			-		-	-	= 02h, <b>regi</b> · 03h = 0Fh		= Ah, reg	
	LDW	RR6, I	RR4	$\rightarrow$	R6 = 06ł	n, R7 = 10	Ch, R4 = 06	h, R5 = 1	Ch	
	LDW	00h, 0	2h	$\rightarrow$	-		h, register 0 r 03h = 0Fh		, register	
	LDW	RR2, (	@R7	$\rightarrow$	R2 = 03ł	n, R3 = 0F	ħ			
	LDW	04h, @	01h	$\rightarrow$	Register	04h = 03	h, register C	)5h = 0Fh	I	
	LDW	RR6, #	#1234h	$\rightarrow$	R6 = 12ł	n, R7 = 34	h			
	LDW	02h, #	0FEDh	$\rightarrow$	Register	02h = 0F	h, register (	)3h = 0ED	Эh	
	source	word 02 3h in g	2h, 03h eneral re	into th gister	e destinat	ion word he value (	nent loads th 00h, 01h. T 0Fh in regis	This leave ter 01h.	es the	

The other examples show how to use the LDW instruction with multiple addressing modes and formats.



# Multiply (Unsigned)

MULT	dst, src							
Operation	dst ← ds	$dst \leftarrow dst \times src$						
	by the so	The 8-bit destination operand (even register of the register pair) is multiplied by the source operand (8 bits) and the product (16 bits) is stored in the register pair specified by the destination address. Both operands are treated as unsigned integers.						
Flags	Z Se S Se V Cle D Un	<ul> <li>Z Set if the result is 0; cleared otherwise.</li> <li>S Set if MSB of the result is a 1; cleared otherwise.</li> <li>V Cleared.</li> <li>D Unaffected.</li> </ul>						
Format				Bytes	Cycles	Op Code	Address	s Mode
						(Hex)	dst	src
	орс	src	dst	3	22	84	RR	R
					22	85	RR	IR
					22	86	RR	IM
Example	Assume ister 03h	that Register = 06h.	00h = 20	Oh, regis	ter 01h =	03h, registe	er 02h = 0	9h, <b>reg-</b>
	MULT	00h, 02h	$\rightarrow$		ster 00h = er 02h = 0	01h, registe )9h	er 01h = 20	0h,
	MULT	00h, @01h	$\rightarrow$	Regis	ster 00h =	00h, registe	er 01h = 0	C0h
	MULT	01h, @02h	$\rightarrow$	Regis	ster 00h =	06h, registe	er 01h = 0	0h
	tion oper register (	MULT 01h, @02h $\rightarrow$ Register 00h = 06h, register 01h = 00h In the first example, the <i>MULT 00h</i> , 02h statement multiplies the 8-bit destina- tion operand (in the register 00h of the register pair 00h, 01h) by the source register 02h operand (09h). The 16-bit product, 0120h, is stored in the register pair 00h, 01h.						







149

# Next

NEXT	
Operation	$PC \leftarrow @ IP$
	$IP \leftarrow IP + 2$
	The NEXT instruction is useful when implementing threaded-code languages. The program memory word that is pointed to by the instruction pointer is loaded into the program counter. The instruction pointer is then incremented by two.
Flags	No flags are affected.
Format	Bytes Cycles Op Code (Hex)
	opc 1 10 0F

**Example** Figure 53 shows an example of how to use the NEXT instruction.









# **No Operation**

NOP	
Operation	No action is performed when the CPU executes this instruction. Typically, one or more NOPs are executed in sequence to effect a timing delay of variable duration.
Flags	No flags are affected.
Format	Bytes Cycles Op Code (Hex)
	opc 1 4 FF
Example	When the NOP instruction is encountered in a program, no operation occurs. Instead, there is a delay in instruction execution time.



# Logical OR

OR	dst, src	dst, src						
Operation	dst ← dst OR src The source operand i result is stored in the The OR operation re ing bits in the two op	e destinations d	on. The c being st	ontents of tored when	f the source never either	are unaff	ected.	
Flags	S Set if the result	<ul> <li>Z Set if the result is 0; cleared otherwise.</li> <li>S Set if the result bit 7 is set; cleared otherwise.</li> <li>V Always cleared to 0.</li> <li>D Unaffected.</li> </ul>						
Format			Bytes	Cycles	Op Code	Addres	s Mode	
	opc dst   src		2	4 6	<b>(Hex)</b> 42 43	dst r r	r r Ir	
	opc src	dst	3	6 6	44 45	R R	R IR	
	opc dst	SrC	3	6	46	R	IM	

### Example

Assume that R0 = 15h, R1 = 2Ah, R2 = 01h, register 00h = 08h, register 01h = 37h and register 08h = 8Ah.

OR	R0, R1	$\rightarrow$	R0 = 3Fh, R1 = 2Ah
OR	R0, @R2	$\rightarrow$	R0 = 37h, R2 = 01h, register 01h = 37h
OR	00h, 01h	$\rightarrow$	Register 00h = 3Fh, register 01h = 37h
OR	01h, @00h	$\rightarrow$	Register 00h = 08h, register 01h = 0BFh
OR	00h, #02h	$\rightarrow$	Register 00h = 0Ah

In the first example, if working register R0 contains the value 15h and register R1 the value 2Ah, the *OR R0, R1* statement logical-ORs the R0 and R1 register contents and stores the result (3Fh) in destination register R0.



The other examples show the use of the logical OR instruction with multiple addressing modes and formats.



# Pop from Stack

ADC	dst							
Operation	$dst \leftarrow @SP$							
	$SP \leftarrow SP + 1$							
	The contents of the location a destination. The stack pointer		•		are loaded into the			
Flags	No flags are affected.							
Format		Bytes	Cycles	Op Code	Address Mode			
				(Hex)	dst			
	opc dst	2	8	50	R			
			8	51	IR			
Example	Assume that Register OOh = ( (OD9h) = OFBh and stack reg			1Bh, <b>SPH</b> (	0D8h) = 00h, SPL			
	POP 00h $\rightarrow$ Register	er 00h = 5	5h, SP =	00FCh				
	POP 00h $\rightarrow$ Register 00h = 55h, SP = 00FCh POP @00h $\rightarrow$ Register 00h = 01h, register 01h = 55h, SP = 00FCh							
	In the first example, general r statement loads the contents of 00h and then increments the the value 55h and the SP point	of location stack poin	1 00FBh ( ater by one	55h) into de e. Register (	estination register			



# Pop User Stack (Decrementing)

POPUD	dst, src								
Operation	$dst \leftarrow src$								
	$IR \leftarrow IR$ -	$IR \leftarrow IR - 1$							
	This instruction is used for user-defined stacks in the register file. The contents of the register file location addressed by the user stack pointer are loaded into the destination. The user stack pointer is then decremented.								
Flags	No flags are affected.								
Format				Bytes	Cycles	Op Code	Address	Mode	
						(Hex)	dst	src	
	орс	src	dst	3	8	92	R	IR	
Example	Assume th 6Fh and r	•		12h (user	stack poir	nter register	), register	42h =	
	POPUD 02h, @00h $\rightarrow$ Register 00h = 41h, register 02h = 6Fh, register 42h = 6Fh							register	
	If general	-				d register 4	2h the val	ue 6Fh,	

the *POPUD 02h*, @00h statement loads the contents of register 42h into the destination register 02h. The user stack pointer is then decremented by one, leaving the value 41h.



# Pop User Stack (Incrementing)

POPUI	dst, src									
Operation	$dst \leftarrow src$									
	$IR \leftarrow IR$	$IR \leftarrow IR + 1$								
	The POPUI instruction is used for user-defined stacks in the register file. The contents of the register file location addressed by the user stack pointer are loaded into the destination. The user stack pointer is then incremented.									
Flags	No flags are affected.									
Format				Bytes	Cycles	Op Code	Address	s Mode		
						(Hex)	dst	src		
	орс	src	dst	3	8	93	R	IR		
Example	Assume the POPUI	C			C	h = 70h. n, register 0	1h = 70h.	register		
		02, <b>W</b> 0		02h = 70		,	in ron,	regiotor		

If general register 00h contains the value 01h and register 01h the value 70h, the *POPUI 02h*, *@00h* statement loads the value 70h into the destination general register 02h. The user stack pointer (register 00h) is then incremented by one, changing its value from 01h to 02h.



156

# Push to Stack

PUSH	src								
Operation	$SP \leftarrow SP - 1$								
	$@$ SP $\leftarrow$ src								
	of the source (src)	A PUSH instruction decrements the stack pointer value and loads the contents of the source (src) into the location addressed by the decremented stack pointer. The operation then adds the new value to the top of the stack.							
Flags	No flags are affe	cted.							
Format		Byt	es	Cycles	Op Code	Address Mode			
					(Hex)	dst			
	opc src	2	8	(internal clock)	70	R			
			8	(external clock)					
			8	(internal clock)					
			8	(external clock)	71	IR			
Example	Assume that Reg	ster 40	h = 4F	h, register 4Fh =	= 0aah, SPH	I = 00h  and  SPL =			
	PUSH 40h	$\rightarrow$	-	er 40h = 4Fh, sta n, SPL = 0FFh	ack register	0FFh = 4Fh, SPH			
	PUSH @40h	$\rightarrow$	•	er 40h = 4Fh, re r 0FFh = 0AAh,	•				
	In the first examr	le if th	e stack	pointer contain	s the value 0	000b and general			

In the first example, if the stack pointer contains the value 0000h, and general register 40h the value 4Fh, the *PUSH 40h* statement decrements the stack pointer from 0000 to 0FFFFh. It then loads the contents of register 40h into location 0FFFFh and adds this new value to the top of the stack.



# Push User Stack (Decrementing)

PUSHUD	dst, src							
Operation	$IR \leftarrow IR - 1$							
	$dst \leftarrow src$							
	This instruction is used to address user-defined stacks in the register file. PUSHUD decrements the user stack pointer and loads the contents of the source into the register addressed by the decremented stack pointer.							
Flags	No flags are affected.							
Format	Bytes Cycles Op Code Address Mode							
	(Hex) dst src							
	opc dst src 3 8 82 IR R							
Example	Assume that Register 00h = 03h, register 01h = 05h, and register 02h = 1Ah.							
	PUSHUD @00h, 01h $\rightarrow$ Register 00h = 02h, register 01h = 05h, register 02h = 05h							
	If the user stack pointer (register 00h, for example) contains the value 03h, the <i>PUSHUD @00h. 01h</i> statement decrements the user stack pointer by one. leav-							


PUSHUD @00h, 01h statement decrements the user stack pointer by one, leaving the value 02h. The 01h register value, 05h, is then loaded into the register addressed by the decremented user stack pointer.



# Push User Stack (Incrementing)

PUSHUI	dst, src									
Operation	$IR \leftarrow IR +$	$IR \leftarrow IR + 1$								
	$dst \leftarrow src$									
	This instruction is used for user-defined stacks in the register file. PUSHUI increments the user stack pointer and then loads the contents of the source into the register location addressed by the incremented user stack pointer.									
Flags	No flags are affected.									
Format				Bytes	Cycles	Op Code	Address	Mode		
						(Hex)	dst	src		
	орс	dst sro	;	3	8	83	IR	R		
Example	Assume that	t Register 00	h = 0	3h, regi	ster 01h =	- 05h, and re	egister 04h	n = 2Ah.		
	PUSHUI	@00h, 01h	$\rightarrow$	-	ter 00h = ( er 04h = 0	)4h, register 5h	01h = 05h	١,		
		stack pointer (	•	-		,		-		


*PUSHUI* @00h, 01h statement increments the user stack pointer by one, leaving the value 04h. The 01h register value, 05h, is then loaded into the location addressed by the incremented user stack pointer.





# **Reset Carry Flag**

RCF	RCF
Operation	$C \leftarrow 0$
	The carry flag is cleared to logic 0, regardless of its previous value.
Flags	C Cleared to 0. No other flags are affected.
Format	Bytes Cycles Op Code (Hex)
	opc 1 4 CF
Example	Assume that $C = 1$ or 0. The RCF instruction clears the carry flag (C) to logic 0.





# Return

RET							
Operation	$PC \leftarrow @SP$						
	$SP \leftarrow SP + 2$						
	The RET instruction is normally used to return to the previously executing pro- cedure at the end of a procedure entered by a CALL instruction. The contents of the location addressed by the stack pointer are popped into the program counter. The next statement that is executed is the one that is addressed by the new program counter value.						
Flags	No flags are affected.						
Format		Bytes	Cycles	Op Code (Hex)			
	орс	1	8 (internal stack) 10 (internal stack)	CF			
Example	Assume that $SP = OOFCh$ , (SP) = 101Ah, and PC = 1234.						
	RET $\rightarrow$ PC = 101Ah	n, SP = 00	)FEh				
	The <i>RET</i> statement pops the into the high byte of the prog in location 00FEh (1Ah) into	ram coun	ter. The stack pointer	then pops the value			

101Ah is executed. The stack pointer now points to memory location 00FEh.



## Rotate Left

RL dst

**Operation**  $C \leftarrow dst(7)$  $dst(0) \leftarrow dst(7)$ 

 $dst(n + 1) \leftarrow dst(n), n = 0 - 6$ 

The contents of the destination operand are rotated left one bit position. The initial value of bit 7 is moved to the bit 0 (LSB) position and also replaces the carry flag.

Figure 54 shows how bits rotate left.




Figure 54. Rotate Left

Flags C Set if the bit rotated from the most significant bit position (bit 7) is 1.

- **Z** Set if the result is 0; cleared otherwise.
- **S** Set if the result bit 7 is set; cleared otherwise.
- V Set if arithmetic overflow occurred; cleared otherwise.
- D Unaffected.
- H Unaffected.

#### Format

			-,	- ,		
					(Hex)	dst
орс	dst		2	4	90	R
				4	91	IR
	орс	opc dst		-		opc dst 2 4 90

Bytes Cycles Op Code Address Mode

Example	Assume that Register $00h = 0AAh$ , register $01h = 02h$ and register $02h = 17h$ .						
	RL	00h	$\rightarrow$	Register 00h = 55h, C = 1			
	RL	@01h	$\rightarrow$	Register 01h = 02h, register 02h = 2Eh, C = 0			

In the first example, if general register 00h contains the value 0AAh (10101010b), the *RL 00h* statement rotates the 0AAh value left one bit position, leaving the new value 55h (01010101b) and setting the carry and overflow flags.



# Rotate Left through Carry

RCL dst

**Operation**  $dst(0) \leftarrow C$ 

 $C \leftarrow dst(7)$ 

 $dst(n+1) \leftarrow dst(n), n = 0 - 6$ 

The contents of the destination operand with the carry flag are rotated left one bit position. The initial value of bit 7 replaces the carry flag (C); the initial value of the carry flag replaces bit 0.

Figure 55 shows how bits rotate left through carry.




Figure 55. Rotate Left through Carry

### Flags C Set if the bit rotated from the most significant bit position (bit 7) is 1.

- **Z** Set if the result is 0; cleared otherwise.
- **S** Set if the result bit 7 is set; cleared otherwise.
- **V** Set if arithmetic overflow occurred, i.e., if the sign of the destination changed during rotation; cleared otherwise.
- D Unaffected.
- H Unaffected.

Format			Bytes	Cycles	Op Code	Address Mode
					(Hex)	dst
	орс	dst	2	4	10	R
				4	11	IR

Example	Assume that $\operatorname{Reg}_{C} = 0$ .	gister $00h = 0AAh$ , register $01h = 02h$ , and register $02h = 17h$ ,
	RLC 00h	Register 00h = 54h, C = 1

RLC	000	Register uun = 54n, $C = 1$
RLC	@01h	Register 01h = 02h, register 02h = 2Eh, C = 0

Zilog Embedded in Life An DIXYS Company 163

In the first example, if general register 00h has the value 0AAh (10101010b), the *RLC 00h* statement rotates 0AAh one bit position to the left. The initial value of bit 7 sets the carry flag and the initial value of the C flag replaces bit 0 of register 00h, leaving the value 55h (01010101b). The MSB of register 00h resets the carry flag to 1 and sets the overflow flag.



164

## Rotate Right

RR dst

**Operation**  $C \leftarrow dst(0)$ 

 $dst(7) \leftarrow dst(0)$ 

 $dst(n) \leftarrow dst(n+1), n = 0 - 6$ 

The contents of the destination operand are rotated right one bit position. The initial value of bit 0 (LSB) is moved to bit 7 (MSB) and also replaces the carry flag (C).

Figure 56 shows how bits rotate right.




Figure 56. Rotate Right

Flags

- **C** Set if the bit rotated from the least significant bit position (bit 0) is 1.
  - **Z** Set if the result is 0; cleared otherwise.
  - **S** Set if the result bit 7 is set; cleared otherwise.
  - **V** Set if arithmetic overflow occurred, i.e., if the sign of the destination changed during rotation; cleared otherwise.
  - D Unaffected.
  - H Unaffected.

Format			Bytes	Cycles	Op Code	Address Mode
					(Hex)	dst
	орс	dst	2	4	E0	R
				4	E1	IR

Example	Assume that Register 00h = 31h, register 01h = 02h, and register 02h = 17				
	RR	00h	Register 00h = 98h, $C = 1$		
	RR	@01h	Register 01h = 02h, register 02h = 8Bh, C = 1		



In the first example, if general register 00h contains the value 31h (00110001b), the *RR 00h* statement rotates this value one bit position to the right. The initial value of bit 0 is moved to bit 7, leaving the new value 98h (10011000b) in the destination register. The initial bit 0 also resets the C flag to 1 and the sign flag and overflow flag are also set to 1.



166

## Rotate Right through Carry

RRC dst

**Operation**  $dst(7) \leftarrow C$ 

 $C \leftarrow dst(0)$ 

 $dst(n) \leftarrow dst(n+1), n = 0 - 6$ 

The contents of the destination operand and the carry flag are rotated right one bit position. The initial value of bit 0 (LSB) replaces the carry flag; the initial value of the carry flag replaces bit 7 (MSB).

Figure 57 shows how bits rotate right through carry.




Figure 57. Rotate Right through Carry

#### Flags C Set if the bit rotated from the least significant bit position (bit 0) is 1.

- **Z** Set if the result is 0 cleared otherwise.
- **S** Set if the result bit 7 is set; cleared otherwise.
- **V** Set if arithmetic overflow occurred, i.e., if the sign of the destination changed during rotation; cleared otherwise.
- D Unaffected.
- H Unaffected.

Format			Bytes	Cycles	Op Code	Address Mode
					(Hex)	dst
	орс	dst	2	4	C0	R
-				4	C1	IR

Example	Assum $C = 0.$	e that Reg	sister $00h = 55h$ , register $01h = 02h$ , register $02h = 17h$ , and
	RRC	00h	Register 00h = 2Ah, C = 1

RRC @01h Register 01h = 02h, register 02h = 0Bh, C = 1



In the first example, if general register 00h contains the value 55h (01010101b), the *RRC 00h* statement rotates this value one bit position to the right. The initial value of bit 0 (1) replaces the carry flag and the initial value of the C flag (1) replaces bit 7. This leaves the new value 2Ah (0010101b) in destination register 00h. The sign flag and overflow flag are both cleared to 0.



## Select Bank0

SB0	
Operation	BANK $\leftarrow 0$
	The SB0 instruction clears the bank address flag in the Flags Register (FLAGS.0) to logic 0, selecting Bank0 register addressing in the Set1 area of the register file.
Flags	No flags are affected.
Format	Bytes Cycles Op Code (Hex)
	opc 1 4 4F
Example	The SB0 statement clears FLAGS.0 to 0, selecting Bank0 register addressing.



## Select Bank1

SB1	
Operation	$BANK \leftarrow 1$
	The SB1 instruction sets the bank address flag in the Flags Register (FLAGS.0) to logic 1, selecting Bank1 register addressing in the Set1 area of the register file. (Bank1 is not implemented in some KS88-series microcontrollers.)
Flags	No flags are affected.
Format	Bytes Cycles Op Code (Hex)
	opc 1 4 5F
Example	The <i>SB1</i> statement sets FLAGS.0 to 1, selecting Bank1 register addressing, if implemented.



# Subtract with Carry

SBC	dst, s	dst, src							
Operation	dst ←	– dst	$-\operatorname{src}-\operatorname{c}$						
	The source operand, along with the current value of the carry flag, is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's-complement of the source operand to the destination operand. In multiple precision arithmetic, this instruction permits the carry borrow from the subtraction of the low-order operands to be subtracted from the subtraction of high-order operands.								
Flags	C Z S V D H	<ul> <li>Z Set if the result is 0; cleared otherwise.</li> <li>S Set if the result is negative; cleared otherwise.</li> <li>V Set if arithmetic overflow occurred, i.e., if the operands were of opposite sign and the sign of the result is the same as the sign of the source; cleared otherwise.</li> <li>D Always set to 1.</li> </ul>							
Format		loui		, 000alt, 00			-		
ronnat					Bytes	Cycles	Op Code		s Mode
				٦	•		(Hex)	dst	SrC
	O	oc	dst   src		2	4	32	r	r
						6	33	r	lr
	0	c	src	dst	3	6	34	R	R
						6	35	R	IR

Example

орс

dst

**e** Assume that R1 = 10h, R2 = 03h, C = 1, register 01h = 20h, register 02h = 03h and register 03h = 0Ah.

3

6

36

SBC	R1, R2	R1 = 0Ch, R2 = 03h
SBC	R1, @R2	R1 = 05h, R2 = 03h, register 03h = 0Ah
SBC	01h, 02h	Register 01h = 1Ch, register 02h = 03h

src

R

IM



SBC	01h, @02h	Register 01h = 15h, register 02h = 03h, register 03h = 0Ah
SBC	01h, #8Ah	Register 01h = 95h; C, S, and V = 1

In the first example, if working register R1 contains the value 10h and register R2 the value 03h, the *SBC R1*, *R2* statement subtracts the source value (03h) and the C flag value (1) from the destination (10h) and then stores the result (0ch) in register R1.



# Set Carry Flag

SCF	
Operation	$C \leftarrow 1$
	The carry flag (C) is set to logic 1, regardless of its previous value.
Flags	C Set to 1. No other flags are affected.
Format	Bytes Cycles Op Code (Hex)
	opc 1 4 DF
Example	The SCF statement sets the carry flag to logic 1.



# Shift Right Arithmetic

SRA dst

**Operation**  $dst(7) \leftarrow dst(7)$ 

 $C \leftarrow dst(0)$ 

 $dst(n) \leftarrow dst(n+1), n = 0 - 6$ 

An arithmetic shift-right of one bit position is performed on the destination operand. Bit 0 (the LSB) replaces the carry flag. The value of bit 7 (the sign bit) is unchanged and is shifted into bit position 6.

Figure 58 shows how bits shift right.




Figure 58. Shift Right

Flags c	Set if the bit shifted from the LSB position (bit 0) is 1.
---------	------------------------------------------------------------

- **Z** Set if the result is 0; cleared otherwise.
- **S** Set if the result is negative; cleared otherwise.
- V Always cleared to 0.
- D Unaffected.
- H Unaffected.

#### Format

		By	ytes	Cycles	Op Code	Address Mode
					(Hex)	dst
орс	dst		2	4	D0	R
				4	D1	IR

ExampleAssume that Register 00h = 9Ah, register 02h = 03h, register 03h = 0BCh, and<br/>C = 1.SRA00hRegister 00h = 0CD, C = 0SRA@02hRegister 02h = 03h, register 03h = 0DEh, C = 0



In the first example, if general register 00h contains the value 9Ah (10011010B), the *SRA 00h* statement shifts the bit values in register 00h right one bit position. Bit 0 (0) clears the C flag and bit 7 (1) is then shifted into the bit 6 position (bit 7 remains unchanged). This leaves the value 0CDh (11001101b) in destination register 00h.



# Set Register Pointer

SRP	src				
SRP0	src				
SRP1	src				
Operation	If $src(1) = 1$ and $src(0) = 0$ the If $src(1) = 1$ and $src(0) = 0$ the If $src(1) = 1$ and $src(0) = 0$ the	en:	RP0 (3- RP1(3- RP0 (4- RP0 (3) RP1 (4- RP1 (3)	-7) -7) ) -7)	src (3–7) src (3–7) src (4–7) 0 src (4–7) 1
	The sources data bits one and a both of the register pointers, R pointer are written unless both cleared to logic 0 and RP1.3 is	P0 and R register	P1. Bits a pointers a	3–7 of the s	elected register
Flags	No flags are affected.				
Format		Bytes	Cycles	Op Code (Hex)	Address Mode src
	opc src	2	4	31	IM
Example	The <i>SRP #40h</i> statement sets r and register pointer 1 (RP1) at	location	0D7h to	48h.	

The *SRP0 #50h* statement sets RP0 to 50h, and the *SRP1 #68h* statement sets RP1 to 68h.



# Stop Operation

STOP								
Operation	The STOP instruction stops the both the CPU clock and system clock and causes the microcontroller to enter Stop Mode. During Stop Mode, the contents of on-chip CPU registers, peripheral registers, and I/O port control and data registers are retained. Stop Mode can be released by an external reset operation or by external interrupts. For the reset operation, the RESET pin must be held to Low level until the required oscillation stabilization interval has elapsed.							
Flags	No flags are affected.							
Format		Bytes	Cycles	Op Code	Address	Address Mode		
				(Hex)	dst	src		
	орс	1	4	7F	-	-		
Example	The STOP statement halts all microcontroller operations.							



## Subtract

SUB	dst, src
Operation	$dst \leftarrow dst - src$
	The source operand is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's complement of the source operand to the destination operand.
Flags	<b>C</b> Set if a borrow occurred; cleared otherwise.
	<b>Z</b> Set if the result is 0; cleared otherwise.
	<b>S</b> Set if the result is negative; cleared otherwise.
	<b>V</b> Set if arithmetic overflow occurred, i.e., if the operands were of opposite signs and the sign of the result is of the same as the sign of the source operand; cleared otherwise.
	D Always set to 1.
	<b>H</b> Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise indicating a borrow.
Format	Bytes Cycles Op Code Address Mode
	(Hex) dst src

					(Hex)	dst	src
орс	dst   src		2	4	22	r	r
				6	23	r	lr
орс	src	dst	3	6	24	R	R
<u>.</u>	1	L	1	6	25	R	IR
орс	dst	src	3	6	26	R	IM

Example

Assume that R1 = 12h, R2 = 03h, register 01h = 21h, register 02h = 03h, register 03h = 0Ah.

SUB	R1, R2	R1 = 0Fh, R2 = 03h
SUB	R1, @R2	R1 = 08h, R2 = 03h
SUB	01h, 02h	Register 01h = 1Eh, register 02h = 03h
SUB	01h, @02h	Register 01h = 17h, register 02h = 03h
SUB	01h, #90h	Register 01h = 91h; C, S, and V = $1$
SUB	01h, #65h	Register 01h = 0BCh; C and S = 1, V = 0



In the first example, if working register R1 contains the value 12h and if register R2 contains the value 03h, the *SUB R1, R2* statement subtracts the source value (03h) from the destination value (12h) and stores the result (0Fh) in destination register R1.



## Swap Nibbles

SRA dst

**Operation**  $dst(0-3) \leftrightarrow dst(4-7)$ 

The contents of the lower four bits and upper four bits of the destination operand are swapped.

Figure 59 shows how to swap nibbles.




Figure 59. Swap Nibbles

Flags C Undefined.

**Z** Set if the result is 0; cleared otherwise.

- **S** Set if the result bit 7 is set; cleared otherwise.
- V Undefined.
- D Unaffected.
- H Unaffected.

#### Format

		Bytes	Cycles	Op Code	Address Mode
				(Hex)	dst
орс	dst	2	4	F0	R
			4	F1	IR

**Example** Assume that Register 00h = 3Eh, register 02h = 03h, and register 03h = 0A4h.

SWAP 00h	Register 00h = 0E3h
SWAP @02h	Register 02h = 03h, register 03h = 4Ah

In the first example, if general register 00h contains the value 3Eh (00111110b), the *SWAP 00h* statement swaps the lower and upper four bits (nibbles) in the 00h register, leaving the value 0E3h (11100011b).



## Test Complement under Mask

ТСМ	dst, s	rc								
Operation	(NO	Γ dst	) AND	src						
	The b tion of natio can th	oits to of the n ope hen b	o be tes e source erand, v	ted are sp operand which is th ked to det	ecifi (mas nen A	ed by se sk). The ANDed y	tting a 1 t TCM stat with the so	on operand i bit in the con- cement compource mask. destination	rrespondi plements The zero	the desti- o (Z) flag
Flags	C Z S V D H	Set Set Alwa Una	if the re	esult is 0; esult bit 7 ared to 0.				se.		
Format						Bytes	Cycles	Op Code	Addres	s Mode
			1					(Hex)	dst	src
	op	DC 0	dst   s	rc		2	4	62	r	r
							6	63	r	lr

орс	src	dst	3	6	64	R	R
				6	65	R	IR
орс	dst	src	3	6	66	R	IM

**Example** Assume that R0 = 0C7h, R1 = 02h, R2 = 12h, register 00h = 2Bh, register 01h = 02h and register 02h = 23h.

ТСМ	R0, R1	R0 = 0C7h, R1 = 02h, Z = 1
ТСМ	R0, @R1	R0 = 0C7h, R1 = 02h, register 02h = 23h, Z = 0
ТСМ	00h, 01h	Register 00h = 2Bh, register 01h = 02h, Z = 1
ТСМ	00h, @01h	Register 00h = 2Bh, register 01h = 02h, register 02h = 23h, $Z = 1$
ТСМ	00h, #34	Register 00h = 2Bh, $Z = 0$

Zilog Embedded In Life An DXXYS Company 181

In the first example, if working register R0 contains the value 0C7h (11000111b) and register R1 the value 02h (0000010b), the *TCM R0, R1* statement tests bit 1 in the destination register for a 1 value. Because the mask value corresponds to the test bit, the Z flag is set to logic 1 and can be tested to determine the result of the TCM operation.



## **Test Under Mask**

ТМ	dst, s	rc									
Operation	dst AND src										
	This instruction tests selected bits in the destination operand for a logic 0 value. The bits to be tested are specified by setting a 1 bit in the corresponding position of the source operand (mask), which is ANDed with the destination operand. The zero ( $Z$ ) flag can then be checked to determine the result. The destination and source operands are unaffected.										
Flags	C Z S V D H	Set Set Alwa Una	iffected. if the resu if the resu ays reset t iffected. iffected.	lt bit 7 is s			se.				
Format					Bytes	Cycles	Op Code	Addres	s Mode		
							(Hex)	dst	src		
	op	С	dst   src		2	4	72	r	r		
						6	73	r	lr		
	op	C	SrC	dst	3	6	74	R	R		
	1		1			6	75	R	IR		

opc dst src 3 6 76 R IM

**Example** Assume that R0 = 0C7h, R1 = 02h, R2 = 18h, register 00h = 2Bh, register 01h = 02h and register 02h = 23h.

ТМ	R0, R1	R0 = 0C7h, R1 = 02h, Z = 0
ТМ	R0, @R1	R0 = 0C7h, R1 = 02h, register 02h = 23h, Z = 0
ТМ	00h, 01h	Register 00h = 2Bh, register 01h = 02h, Z = 0
ТМ	00h, @01h	Register 00h = 2Bh, register 01h = 02h, register 02h = $23h$ , Z = 0
ТМ	00h, #54	Register 00h = 2Bh, Z = 1

In the first example, if working register R0 contains the value 0C7h (11000111b) and register R1 the value 02h (00000010b), the *TM R0, R1* 



statement tests bit 1 in the destination register for a 0 value. Because the mask value does not match the test bit, the Z flag is cleared to logic 0 and can be tested to determine the result of the TM operation.





# Wait for Interrupt

WFI						
Operation	The CPU is effectively halted until an interrupt occurs, except that DMA trans- fers can still take place during this wait state. The WFI status can be released by an internal interrupt, including a fast interrupt.					
Flags	No flags are affected.					
Format	Bytes         Cycles         Op Code           (Hex)           opc         1         4n         3F           Note:         n = 1, 2, 3, etc.         1         1         3F					
Example	Figure 60 presents a sample program structure that depicts the sequence of operations that follow a <i>WFI</i> statement.					
	EI (Enable global interrupt) WFI (Wait for interrupt) (Next instruction) Interrupt occurs					
	<ul> <li>Interrupt service routine</li> <li>Clear interrupt flag</li> <li>IRET</li> <li>Service routine completed</li> </ul>					

Figure 60. Sample Program Structure



185

# Logical Exclusive OR

XOR	dst, src									
Operation	dst ← dst XOR src									
	and t a 1 b	he re it bei	sult is sto ng stored	ored in the	destination or the corres	n. The exc	with the dealusive-OR of bits in the c	operation	results in	
Flags	<ul> <li>C Unaffected.</li> <li>Z Set if the result is 0; cleared otherwise.</li> <li>S Set if the result bit 7 is set; cleared otherwise.</li> <li>V Always reset to 0.</li> <li>D Unaffected.</li> <li>H Unaffected.</li> </ul>									
Format					Bytes	Cycles	Op Code	Addres	s Mode	
	o	C	dst   sro	;	2	4	<b>(Hex)</b> B2	dst r	src r	

L				6	B3	r	lr
орс	SrC	dst	3	6 6	B4 B5	R R	R IR
орс	dst	SrC	3	6	B6	R	IM

# **Example** Assume that R0 = 0C7h, R1 = 02h, R2 = 18h, register 00h = 2Bh, register 01h = 02h and register 02h = 23h.

XOR	R0, R1	R0 = 0C5h, R1 = 02h
XOR	R0, @R1	R0 = 0E4h, R1 = 02h, register 02h = 23h
XOR	00h, 01h	Register 00h = 29h, register 01h = 02h
XOR	00h, @01h	Register 00h = 08h, register 01h = 02h, register 02h = 23h
XOR	00h, #54h	Register 00h = 7Fh

In the first example, if working register R0 contains the value 0C7h and if register R1 contains the value 02h, the *XOR R0*, *R1* statement logically exclusive-ORs the R1 value with the R0 value and stores the result (0C5h) in the destination register R0.



# Chapter 8. Clock Circuit

The S3F8S45 microcontroller features two oscillator circuits: a main clock and a subclock circuit. The CPU and peripheral hardware operate on the system clock frequency supplied through these circuits. The maximum CPU clock frequency of the S3F8S45 MCU is determined by the settings in the CLKCON Register. These main oscillator circuits are shown in Figures 61 through 65.





Figure 61. Crystal/Ceramic Oscillator (f<sub>X</sub>)









Figure 63. RC Oscillator (f<sub>X</sub>)










Figure 65. External Oscillator (f<sub>XT</sub>)

## 8.1. System Clock Circuit

The system clock circuit features the following components:

- External crystal, ceramic resonator, RC oscillation source, or an external clock source
- Oscillator stop and wake-up functions
- Programmable frequency divider for the CPU clock (f<sub>XX</sub> divided by 1, 2, 8, or 16)
- System Clock Control (CLKCON) Register
- Oscillator Control (OSCCON) and Stop Control (STPCON) registers

## 8.2. CPU Clock Notation

In this document, the following notations are used to describe the CPU clock:

•  $f_X = Main clock$ 





- $f_{XT} = Subclock$
- $f_{XX}$  = Selected system clock

## 8.3. Clock Status During Power-Down Modes

Two power-down modes, Stop Mode and Idle Mode, affect the system clock as follows:

- In Stop Mode, the main oscillator is halted. Stop Mode is released, and the oscillator is started, by a reset operation or an external interrupt (with an RC delay noise filter), and can also be released by internal interrupt when the subsystem oscillator is running and the watch timer is operating with the subsystem clock.
- In Idle Mode, the internal clock signal is gated to the CPU, but not to the interrupt structure, timers, and timer/counters. Idle Mode is released by a reset or by an external or internal interrupt.

A block diagram of the system clock circuit is shown in Figure 66.






Figure 66. System Clock Circuit Diagram



## 8.4. System Clock Control Register

The System Clock Control (CLKCON) Register, shown in Table 32, is located at address D4h, Set1. This register is read/write-addressable and offers an oscillator frequency divide-by value.

After the main oscillator is activated,  $f_{XX}/16$  (the slowest clock speed) is selected as the CPU clock. If necessary, the CPU clock speed can be increased to  $f_{XX}/8$ ,  $f_{XX}/2$ , or  $f_{XX}/1$ .

Bit	7	6	5	4	3	2	1	0		
Reset	_	_	_	0	0	_	_	_		
R/W	R/W	_	_	R/W	R/W	_	_	_		
Address	D4h									
Mode	Register Addressing Mode only									
Note: R = real	ad only; R/W = re	ead/write.								
Bit	Description									
[7]		RQ for mai	n wake-up	ion Bit in Power D in Power D						
[6:5]	Reserved									
[4:3]	CPU Clock (System Clock) Selection Bits* 00: $f_{XX}/16$ . 01: $f_{XX}/8$ . 10: $f_{XX}/2$ . 11: $f_{XX}/1$ .									
[2:0]	Reserved									
	a reset, the slowe ne appropriate va				s the system	clock. To se	elect faster cl	ock speeds		

#### Table 32. System Clock Control Register (CLKCON; Set1)

## 8.5. Oscillator Control Register

The Oscillator Control (OSCCON) Register, shown in Table 33, is located in Set1, Bank0, at address FAh. It is read/write addressable and offers the following functions:

- System clock selection
- Main oscillator control
- Suboscillator control





191

#### Table 33. Oscillator Control Register (OSCCON; Set1, Bank0)

Bit	7	6	5	4	3	2	1	0
Reset	_	_	_	_	0	0	_	0
R/W	_	_	_	_	R/W	R/W	_	R/W
Address	FAh							
Mode	Register Addressing Mode only							
Note: R = read	l only; R/W = r	ead/write.						

Bit Description [7:4] Reserved [3] Main Oscillator Control Bit 0: Main oscillator RUN. 1: Main oscillator STOP. [2] **Suboscillator Control Bit** 0: Suboscillator RUN. 1: Suboscillator STOP. [1] Reserved [0] **System Clock Selection Bit** 0: Select main oscillator for system clock. 1: Select suboscillator for system clock.

The OSCCON.0 register settings select the main clock or the subclock as the system clock. After a reset, the main clock is selected for the system clock because the reset value of OSCCON.0 is 0.

The main oscillator can be stopped or run by setting OSCCON.3. The suboscillator can be stopped or run by setting OSCCON.2.



## 8.6. Stop Control Register

The Stop Control (STPCON) Register, shown in Table 34, is located in Set1, Bank0, at address EDh. It is read/write addressable and offers an enable/disable STOP instruction. After a reset, this STOP instruction is disabled, because the value of STPCON is *other values*.

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
R/W	R/W							
Address	EDh							
Mode			Regi	ster Addres	sing Mode	only		
Note: R = read	only; R/W = r	ead/write.						
Bit	Descriptio	on						

#### Table 34. Stop Control Register (STPCON; Set1, Bank0)

Bit	Description
[7]	Stop Control Bits*
	10100101: Enable stop instruction.
	All other values: disable stop instruction.
Note:	*Before executing a stop instruction, this STPCON Register must be set as 10100101b; otherwise, the stop in- struction will not execute, and a reset will be generated.

If necessary, the STOP instruction can be used by setting the value of STPCON to 10100101b, as shown in the following example, which shows how to enter Stop Mode when a main clock is selected as the system clock.

#### Example

LD	STOPCON,#1010010b	; Enable STOP instruction
STOP		; Enter Stop Mode
NOP		
NOP		
NOP		; Release STOP mode
LD	STOPCON, #00000000b	; Disable STOP instruction

## 8.7. Switching the CPU Clock

Data loading in the Oscillator Control (OSCCON) Register determines whether a main clock or a subclock is selected as the CPU clock, and also how this frequency is to be



divided by setting CLKCON. As a result, it is possible to dynamically switch between main and subclocks and to modify operating frequencies.

OSCCON.0 selects the main clock  $(f_X)$  or the subclock  $(f_{XT})$  for the CPU clock. OSC-CON .3 starts or stops the main clock oscillation, and OSCCON.2 starts or stops the subclock oscillation. CLKCON.4–.3 controls the frequency divider circuit and divides the selected  $f_{XX}$  clock by 1, 2, 8, and 16. If the subclock  $(f_{XT})$  is selected as the system clock, CLKCON. 4–.3 must be set to 11.

As an example, if you are using the default CPU clock (i.e., under normal operating mode and with a main clock of  $f_X/16$ ) and you want to switch from the  $f_X$  clock to a subclock and to stop the main clock, you must set CLKCON.4–.3 to 11, OSCCON.0 to 1, and OSC-CON.3 to 1 in sequence. As a result, the clock is switched from  $f_X$  to  $f_{XT}$ , and main clock oscillation is stopped.

The following example presents the steps that must be taken to switch from a subclock to the main clock. First, set OSCCON.3 to 0 to enable main clock oscillation. Next, after a certain number of machine cycles have elapsed, select the main clock by setting OSC-CON.0 to 0.

**Example 1.** The following example shows how to change from the main clock to the subclock.

MA2SUB OR	CLKCON,#18h	; Nondivided clock for system clock
LD	OSCCON,#01h	; Switches to the subclock
CALL	DLY16	; Delay 16 ms
OR	OSCCON,#08h	; Stop the main clock oscillation RET

**Example 2.** This next example shows how to change from the subclock to the main clock.

SUB2MA CALL AND RET	AND OSCCON,#07h DLY16 OSCCON,#06h	;	Start the main clock oscillation Delay 16 ms Switch to the main clock
DLY16	SRP #0C0h		
LD	R0,#20h		
DEL	NOP		
DJNZ	R0,DEL		
RET			





# Chapter 9. Reset and Power-Down

This chapter discusses system reset and power-down modes.

## 9.1. System Reset

During a power-on reset, the voltage at  $V_{DD}$  goes High and the nRESET pin is forced Low. The nRESET signal is input through a Schmitt trigger circuit, where it is synchronized with the CPU clock. This procedure brings the S3F8S45 MCU into a known operating status.


To allow time for internal CPU clock oscillation to stabilize, the nRESET pin must be held Low for a minimum time interval after the power supply comes within tolerance. The minimum required time of a reset operation for oscillation stabilization is one millisecond.

Whenever a reset occurs during normal operation (i.e., when both  $V_{DD}$  and nRESET are High), the nRESET pin is forced Low, and the reset operation starts. All system and peripheral control registers are then reset to their default hardware values. In summary, the following sequence of events occurs during a reset operation:

- All interrupts are disabled.
- The watchdog (basic timer) function is enabled.
- Ports 0–4 are set to Input Mode, and all pull-up resistors are disabled for the I/O port.
- Peripheral control and data register settings are disabled and reset to their default hardware values.
- The program counter (PC) is loaded with the 0100h program reset address within ROM.
- When the programmed oscillation stabilization time interval has elapsed, the instruction stored at ROM location 0100h (and at 0101h) is fetched and executed in Normal Mode by the Smart Option.
- The reset address in ROM can be changed by the Smart Option in the S3F8S45 fullflash device. Refer to the <u>Embedded Flash Memory Interface</u> chapter on page 327 to learn more.

## 9.2. Normal Mode Reset Operation

In Normal Mode, the Test pin is tied to  $V_{SS}$ . A reset enables access to the 16KB on-chip ROM; the external interface is not automatically configured.





**Note:** To program the duration of the oscillation stabilization interval, make the appropriate settings to the Basic Timer Control (BTCON) Register before entering Stop Mode. Additionally, if not using the basic timer watchdog function (which causes a system reset if a basic timer counter overflow occurs), it can be disabled by writing 1010b to the upper nibble of BTCON.

## 9.3. Hardware Reset Values

Tables 35 through 38 list the reset values for the CPU and system registers, the peripheral control registers, and the peripheral data registers following a reset operation. The following notation is used to represent these reset values:

- A 1 or a 0 shows the reset bit value as logic 1 or logic 0, respectively
- An x means that the bit value is undefined after a reset
- A dash (-) means that the bit is either not used or not mapped (however, a 0 is read from the bit position)

Register Name		Add		Bit Values After Reset							
	Mnemonic	Dec	Hex	7	6	5	4	3	2	1	0
Locations D0h–D2h are not map	oped.										
Basic Timer Control	BTCON	211	D3h	0	0	0	0	0	0	0	0
System Clock Control	CLKCON	212	D4h	0	-	-	0	0	_	_	_
System Flags	FLAGS	213	D5h	х	Х	Х	Х	Х	Х	0	0
Register Pointer 0	RP0	214	D6h	1	1	0	0	0	_	_	_
Register Pointer 1	RP1	215	D7h	1	1	0	0	1	-	_	_
Stack Pointer High Byte	SPH	216	D8h	Х	Х	х	Х	Х	Х	Х	х
Stack Pointer Low Byte	SPL	217	D9h	х	Х	Х	Х	Х	Х	Х	х
Instruction Pointer High Byte	IPH	218	DAh	Х	Х	х	Х	Х	Х	Х	х
Instruction Pointer Low Byte	IPL	219	DBh	х	Х	х	Х	Х	Х	Х	х
Interrupt Request	IRQ	220	DCh	0	0	0	0	0	0	0	0
Interrupt Mask	IMR	221	DDh	х	х	х	х	х	х	х	х
NL /											

#### Table 35. Set1 Register Values After RESET

Notes:

1. An x means that the bit value is undefined following reset.

2. A dash (-) means that the bit is neither used nor mapped, but the bit is read as 0.

Zilog Embedded in Life An DXYS Company

196

#### Table 35. Set1 Register Values After RESET (Continued)

		Add	ress		Bi	Bit Values After Reset						
Register Name	Mnemonic	Dec	Hex	7	6	5	4	3	2	1	0	
System Mode	SYM	222	DEh	0	-	-	х	х	х	0	0	
Register Page	PP	223	DFh	0	0	0	0	0	0	0	0	

Notes:

An *x* means that the bit value is undefined following reset.
 A dash (–) means that the bit is neither used nor mapped, but the bit is read as 0.

		Add	ress		Bit Values After Reset							
Register Name	Mnemonic	Dec	Hex	7	6	5	4	3	2	1	0	
A/D Converter Data High Byte	ADDATAH	208	D0h	х	Х	Х	Х	Х	Х	Х	х	
A/D Converter Data Low Byte	ADDATAL	209	D1h	-	-	-	-	-	-	Х	х	
A/D Converter Control	ADCON	210	D2h	-	0	0	0	0	0	0	0	
Timer A Counter	TACNT	224	E0h	0	0	0	0	0	0	0	0	
Timer A Data	TADATA	225	E1h	1	1	1	1	1	1	1	1	
Timer A Control	TACON	226	E2h	0	0	0	0	0	0	0	0	
Timer B Control	TBCON	227	E3h	-	-	0	0	0	0	0	0	
Timer B Data High Byte	TBDATAH	228	E4h	1	1	1	1	1	1	1	1	
Timer B Data Low Byte	TBDATAL	229	E5h	1	1	1	1	1	1	1	1	
Watch Timer Control	WTCON	230	E6h	0	0	0	0	0	0	0	0	
SIO Control	SIOCON	231	E7h	0	0	0	0	0	0	0	0	
SIO Data	SIODATA	232	E8h	0	0	0	0	0	0	0	0	
SIO Prescaler	SIOPS	233	E9h	0	0	0	0	0	0	0	0	
Timer C Counter	TCCNT	234	EAh	0	0	0	0	0	0	0	0	
Timer C Data	TCDATA	235	EBh	1	1	1	1	1	1	1	1	
Timer C Control	TCCON	236	ECh	0	0	0	0	0	0	0	0	
Stop Control	STPCON	237	EDh	0	0	0	0	0	0	0	0	
UART0 Control High Byte	UART0CONH	238	EEh	0	0	0	0	0	0	0	0	
UART0 Control Low Byte	UART0CONL	239	EFh	0	0	0	0	0	0	0	0	
UART0 Data	UDATA0	240	F0h	Х	Х	Х	Х	Х	Х	Х	х	
UART0 Baud Rate Data	BRDATA0	241	F1h	1	1	1	1	1	1	1	1	
UART1 Control High Byte	UART1CONH	242	F2h	0	0	0	0	0	0	0	0	
UART1 Control Low Byte	UART1CONL	243	F3h	0	0	0	0	0	0	0	0	

#### Table 36. Set1, Bank0 Register Values After Reset

zılog abaddad in Life An IXYS Company

197

		Add	Bit Values After Reset								
Register Name	Mnemonic	Dec	Hex	7	6	5	4	3	2	1	0
UART1 Data	UDATA1	244	F4h	Х	х	Х	х	Х	Х	Х	х
UART1 Baud Rate Data	BRDATA1	245	F5h	1	1	1	1	1	1	1	1
Flash Memory Sector Address High Byte	FMSECH	246	F6h	0	0	0	0	0	0	0	0
Flash Memory Sector Address Low Byte	FMSECL	247	F7h	0	0	0	0	0	0	0	0
Flash Memory User Programming Enable	FMUSR	248	F8h	0	0	0	0	0	0	0	0
Flash Memory Control	FMCON	249	F9h	0	0	0	0	0	_	_	0
Oscillator Control	OSCCON	250	FAh	_	_	_	_	0	0	_	0
Interrupt pending	INTPND	251	FBh	_	_	0	0	0	0	0	0
Basic Timer Counter	BTCNT	253	FDh	0	0	0	0	0	0	0	0
Location FEh is not mapped.											
Interrupt Priority	IPR	255	FFh	х	Х	х	х	х	х	х	х

#### Table 36. Set1, Bank0 Register Values After Reset (Continued)

#### Table 37. Set1, Bank1 Register and Values After RESET

	Add		Bit Values After Reset							
Mnemonic	Dec	Hex	7	6	5	4	3	2	1	0
P0CONH	208	D0h	0	0	0	0	0	0	0	0
P0CONL	209	D1h	0	0	_	0	0	0	0	0
P0PUR	210	D2h	0	0	0	0	0	0	0	0
P1CONH	224	E0h	0	0	0	0	0	0	0	0
P1CONL	225	E1h	0	0	0	0	0	0	0	0
P1PUR	226	E2h	0	0	0	0	0	0	0	0
PNE1	227	E3h	0	0	0	0	0	0	0	0
P2CONH	228	E4h	0	0	0	0	0	0	0	0
P2CONL	229	E5h	0	0	0	0	0	0	0	0
P2PUR	230	E6h	0	0	0	0	0	0	0	0
P03PND	231	E7h	0	0	0	0	0	0	0	0
	P0CONH P0CONL P0PUR P1CONH P1CONL P1PUR PNE1 PNE1 P2CONH P2CONL P2PUR	Mnemonic         Dec           P0CONH         208           P0CONL         209           P0PUR         210           P1CONH         224           P1CONL         225           P1PUR         226           PNE1         227           P2CONH         228           P2CONL         229           P2PUR         230	POCONH         208         D0h           POCONL         209         D1h           POPUR         210         D2h           P1CONH         224         E0h           P1CONL         225         E1h           P1PUR         226         E2h           PNE1         227         E3h           P2CONH         228         E4h           P2CONL         229         E5h           P2PUR         230         E6h	Mnemonic         Dec         Hex         7           P0CONH         208         D0h         0           P0CONL         209         D1h         0           P0PUR         210         D2h         0           P1CONH         224         E0h         0           P1CONH         225         E1h         0           P1PUR         226         E2h         0           PNE1         227         E3h         0           P2CONH         229         E5h         0           P2PUR         230         E6h         0	Mnemonic         Dec         Hex         7         6           P0CONH         208         D0h         0         0           P0CONL         209         D1h         0         0           P0PUR         210         D2h         0         0           P1CONH         224         E0h         0         0           P1CONH         225         E1h         0         0           P1PUR         226         E2h         0         0           PNE1         227         E3h         0         0           P2CONH         228         E4h         0         0           P2CONL         229         E5h         0         0           P2PUR         230         E6h         0         0	Mnemonic         Dec         Hex         7         6         5           P0CONH         208         D0h         0         0         0           P0CONL         209         D1h         0         0         -           P0PUR         210         D2h         0         0         0           P1CONH         224         E0h         0         0         0           P1CONH         225         E1h         0         0         0           P1CONL         226         E2h         0         0         0           P1PUR         226         E2h         0         0         0           PNE1         227         E3h         0         0         0           P2CONH         228         E4h         0         0         0           P2CONL         229         E5h         0         0         0	Mnemonic         Dec         Hex         7         6         5         4           POCONH         208         D0h         0         0         0         0         0           POCONL         209         D1h         0         0         -         0           POPUR         210         D2h         0         0         0         0           P1CONH         224         E0h         0         0         0         0           P1CONH         225         E1h         0         0         0         0           P1CONL         226         E2h         0         0         0         0           P1PUR         226         E2h         0         0         0         0           PNE1         227         E3h         0         0         0         0           P2CONH         228         E4h         0         0         0         0           P2CONL         229         E5h         0         0         0         0           P2PUR         230         E6h         0         0         0         0	Mnemonic         Dec         Hex         7         6         5         4         3           POCONH         208         D0h         0         0         0         0         0         0           POCONL         209         D1h         0         0          0         0           POPUR         210         D2h         0         0         0         0         0         0           P1CONH         224         E0h         0         0         0         0         0         0           P1CONH         225         E1h         0         0         0         0         0         0         0           P1CONL         226         E2h         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	Mnemonic         Dec         Hex         7         6         5         4         3         2           POCONH         208         D0h         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	Mnemonic         Dec         Hex         7         6         5         4         3         2         1           POCONH         208         D0h         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Notes:

An *x* means that the bit value is undefined following reset.
 A dash (–) means that the bit is neither used nor mapped, but the bit is read as 0.

1 Ar

- 11	o or
<u> </u>	
Emban	klad in Life
	S Company

198

		Add	ress		Bi	t Val	ues	After	' Res	et	
Register Name	Mnemonic	Dec	Hex	7	6	5	4	3	2	1	0
Port 0/3 Interrupt Control High Byte	P03INTH	232	E8h	0	0	0	0	0	0	0	0
Port 0/3 Interrupt Control Low Byte	P03INTL	233	E9h	0	0	0	0	0	0	0	0
Port 3 Control High Byte	P3CONH	234	EAh	-	_	0	0	0	0	0	0
Port 3 Control Low Byte	P3CONL	235	EBh	0	0	0	0	0	0	0	0
Port 3 Pull-Up Resistor Enable	P3PUR	236	ECh	_	0	0	0	0	0	0	0
Port 3 n-Channel Open-Drain Mode	PNE3	237	EDh	_	_	0	0	0	0	0	0
Port 4 Control High Byte	P4CONH	238	EEh	_	_	_	0	0	0	0	0
Port 4 Control Low Byte	P4CONL	239	EFh	0	0	0	0	0	0	0	0
Port 0 Data	P0	240	F0h	0	0	0	0	0	0	0	0
Port 1 Data	P1	241	F1h	_	-	-	-	0	0	0	0
Port 2 Data	P2	242	F2h	0	0	0	0	0	0	0	0
Port 3 Data	P3	243	F3h	0	0	0	0	0	0	0	0
Port 4 Data	P4	244	F4h	0	0	0	0	0	0	0	0
Port 4 Pull-up Resistor Enable	P4PUR	245	F5h	0	0	0	0	0	-	-	0
Port 4 Interrupt Control	P4INT	246	F6h	0	0	0	0	0	0	0	0
Port 4 Interrupt Pending	P4PND	247	F7h	0	0	0	0	0	0	0	0
Pattern Generation Control	PGCON	248	F8h	1	1	1	1	1	1	1	1
Pattern Generation Data	PGDATA	249	F9h	1	1	1	1	1	1	1	1
LCD Control	LCON	250	FAh	0	0	0	0	0	0	0	0
PWM Control	PWMCON	251	FBh	0	0	0	0	0	0	0	0
PWM Data High Byte	PWMDATAH	252	FCh	0	0	0	0	0	0	0	0
PWM Data Low Byte	PWMDATAL	253	FDh	0	0	0	0	0	0	0	0
Watchdog Timer Control	WDTCON	254	FEh	1	1	1	1	1	1	1	1
Locations FFh is not mapped.											

### Table 37. Set1, Bank1 Register and Values After RESET (Continued)

Notes:

An *x* means that the bit value is undefined following reset.
 A dash (–) means that the bit is neither used nor mapped, but the bit is read as 0.



199

		Address Bit Values After R							Res	et	
Register Name	Mnemonic	Dec	Hex	7	6	5	4	3	2	1	0
Reset Source Indicating	RESETID	0		Se	e <u>Tal</u>	ole 4	<mark>)</mark> on	page	200		
Timer D0 Control	TD0CON	1	01h	0	0	0	0	0	0	0	0
Timer D0 Counter High Byte	TD0CNTH	2	02h	0	0	0	0	0	0	0	0
Timer D0 Counter Low Byte	TD0CNTL	3	03h	0	0	0	0	0	0	0	0
Timer D0 Data High Byte	TD0DATAH	4	04h	1	1	1	1	1	1	1	1
Timer D0 Data Low Byte	TD0DATAL	5	05h	1	1	1	1	1	1	1	1
Timer D1 Counter High Byte	TD1CNTH	6	06h	0	0	0	0	0	0	0	0
Timer D1 Counter Low Byte	TD1CNTL	7	07h	0	0	0	0	0	0	0	0
Timer D1 Data High Byte	TD1DATAH	8	08h	1	1	1	1	1	1	1	1
Timer D1 Data Low Byte	TD1DATAL	9	09h	1	1	1	1	1	1	1	1
Timer D1 Control	TD1CON	10	0Ah	0	0	0	0	0	0	0	0

#### Table 38. Page 4 Register Values After RESET

# 9.4. Reset Source Indicating Register

The contents of the Reset Source Indicating (RESETID) Register are described in Table 39. The state of the RESETID depends on the source of the reset; see Table 40.

Bit	7	6	5	4	3	2	1	0
R/W	_	_	_	R/W	_	R/W	R/W	R/W
Address				00	h			
Mode			Re	gister Addres	sing Mode	e only		
Note: R = re as 0.	ead only; R/W = r	ead/write; a o	dash (–) me	eans that the b	it is neither	used nor ma	pped, but the	e bit is read
Bit	Descriptio	on						
[7:5]	Reserved							
[4]	0: Reset is	•	ited by nR	ESET pin wh ET pin when ı			•	te).
[3]	Reserved							
[2]	0: Reset is	•	ted by WI	DT (when rea when read); i		•	,	

Table 39. Reset Source Indicating Register (RESETID; Page 4)



200

Bit	Description (Continued)
[1]	LVD Reset Indicating Bit 0: Reset is not generated by LVR (when read); cleared to 0 (when write). 1: Reset is generated by LVR (when read); no effect (when write).
[0]	<b>POR Reset Indicating Bit</b> 0: Reset is not generated by POR (when read); cleared to 0 (when write). 1: Reset is generated by POR (when read); no effect (when write).

#### Table 40. State of RESETID

Bit	7	6	5	4	3	2	1	0
POR	-	-	_	0	-	0	2	1
LVD	_	_	_	0	_	0	1	3
WDT, nReset	_	-	-	4	-	4	3	3

Notes:

1. To clear an indicating register, write a 0 to the indicating flag bit. Writing a 1 to a reset-indicating flag (RESETID.1–.2 and .4) has no effect.

2. RESETID.1 will be set to a logic 1 if LVR is enabled by the Smart Option; otherwise 0.

3. Not affected by any other reset.

4. Bits corresponding to sources that are active at the time of reset will be set.

## 9.5. Power-Down Modes

This section describes the following power-down modes:

- Stop Mode
- Idle Mode

### 9.6. Stop Mode

Stop Mode is invoked by executing the STOP instruction after setting the Stop Control (STOPCON) Register. In Stop Mode, the operation of the CPU and all peripherals is halted. Essentially, the on-chip main oscillator stops and the current consumption can be reduced. All system functions stop when the clock freezes, but data stored in the internal register file is retained. However, the status of internal ring oscillator (ICLK, 15kHz) is configurable. Stop Mode can be released in one of two ways: by a system reset or by an external interrupt. After releasing from Stop Mode, the value of STOPCON is cleared automatically.



201

**Note:** Do not use Stop Mode if you are using an external clock source, because the X<sub>IN</sub> or X<sub>TIN</sub> inputs must be restricted internally to V<sub>SS</sub> to reduce current leakage.

### Using nRESET to Release Stop Mode

Stop Mode is released when the nRESET signal is released and returns to a high level; all system and peripheral control registers are reset to their default hardware values and the contents of all data registers are retained. A reset operation automatically selects a slow clock (e.g.,  $f_{XX}/16$ ) because CLKCON.3 and CLKCON.4 are cleared to 00b. After the programmed oscillation stabilization interval has elapsed, the CPU starts the system initialization routine by fetching the program instruction stored in ROM location 0100h (and 0101h).

### Using an External Interrupt to Release Stop Mode

External interrupts with an RC-delay noise filter circuit can be used to release Stop Mode. Which interrupt you can use to release Stop Mode in a given situation depends on the microcontroller's current internal operating mode. The external interrupts in the S3F8S45 MCU's interrupt structure that can be used to release Stop Mode are P3.0–P3.6/P0.3 (INT0–VINT7).

Please note the following conditions for Stop Mode release:

- If you release Stop Mode using an external interrupt, the current values in system and peripheral control registers are unchanged except STPCON register.
- If you use an internal or external interrupt for Stop Mode release, you can also program the duration of the oscillation stabilization interval by making the appropriate control and clock settings before entering Stop Mode.
- When Stop Mode is released by external interrupt, the CLKCON.4 and CLKCON.3 bit-pair setting remains unchanged and the currently selected clock value is used.
- The external interrupt is serviced when the Stop Mode release occurs. Following the IRET from the service routine, the instruction immediately following the one that initiated Stop Mode is executed.

### Using an Internal Interrupt to Release Stop Mode

Activate any enabled interrupt to release Stop Mode; all other functions remain the same as if using an external interrupt.

### How to Enter Stop Mode

The following example shows how to handle the STPCON Register then writing a STOP instruction, in the sequential order shown.





202

```
LD STPCON,#10100101b
STOP
NOP
NOP
```

### 9.7. Idle Mode

Idle Mode is invoked by the IDLE instruction (op code 6Fh). In Idle Mode, CPU operations are halted while some peripherals remain active. During Idle Mode, the internal clock signal is gated away from the CPU, but all peripheral timers remain active. Port pins retain the mode (input or output) they are operating in at the time Idle Mode is entered.

The following two methods can be used to release Idle Mode:

**Execute a reset.** All system and peripheral control registers are reset to their default values, and the contents of all data registers are retained. The reset automatically selects the slow clock ( $f_{XX}/16$ ) because CLKCON.4 and CLKCON.3 are cleared to 00b. If interrupts are masked, a reset is the only way to release Idle Mode.

Activate any enabled interrupt, causing idle mode to be released. When you use an interrupt to release Idle Mode, the CLKCON.4 and CLKCON.3 register values remain unchanged, and the currently selected clock value is used. The interrupt is then serviced. When the return-from-interrupt (IRET) occurs, the instruction immediately following the one that initiated Idle Mode is executed.



# Chapter 10. I/O Ports

The S3F8S45 microcontroller features a 44-pin QFP package type with a total of 38 I/O pins. Among these are five bit-programmable I/O ports, P0–P3 and P4. Four ports, P0–P2 and P4, are 8-bit ports; P3 is a 6-bit port.

Each port is bit-programmable and can be flexibly configured to meet application design requirements. The CPU accesses ports by directly writing or reading port registers. No special I/O instructions are required.

For IR applications, Port 0, Port 1, and Port 2 are usually configured to the keyboard matrix and Port 3 is used to IR drive pins.

Table 41 provides a general overview of the S3F8S45 MCU's I/O port functions.

#### Table 41. S3F8S45 Port Configuration Overview (44-Pin QFP)

Port	Configuration Options
Port 0	8-bit general-purpose I/O port; Input or push-pull output; external interrupt input on falling edges, rising edges, or both edges; all P0 pin circuits have noise filters and Interrupt Enable/ Disable Register (P0INT) and the Pending Control Register (P0PND); pull-up resistors can be assigned to individual P0 pins using the P0PUR Register settings. This port is dedicated for key input in IR controller applications.
Port 1	8-bit general-purpose I/O port; input with or without pull-ups, open-drain output, or push-pull output. This port is dedicated for key output in IR controller applications.
Port 2	8-bit general-purpose I/O port; input, open-drain output, or push-pull output. The P2 pins, P2.0- P2.7, can be used as external interrupt inputs and have noise filters. The P2INT Register is used to enable/disable interrupts and P2PND bits can be polled by software for interrupt pending control. Pull-up resistors can be assigned to individual P2 pins using P2PUR register settings. Additionally, P2.4 to P2.7 can be used for SPI function.
P3.0–P3.1	P3.0 is configured input functions (Input Mode, with or without pull-up, for normal input or T0CAP) or output functions (push-pull or Open-Drain Output Mode, for normal output or T0PWM). P3.1 is configured input functions (Input Mode, with or without pull-up, for normal input) or output functions (push-pull or Open-Drain Output Mode, for normal output or REM function). P3.1 is dedicated for IR drive pin and P3.0 can be used for indicator LED drive.
P3.2–P3.3	P3.2 is configured only input pin with pull-up resistor (for normal input or T0CK function). P3.3 is configured only input pin with pull-up resistor (for normal input, T1CAP function, or T2CAP function). P3.3 can be used for IR signal capture pin with T1CAP function or T2CAP function.
P3.4–P3.5	2-bit general-purpose I/O port; Input without or with pull-up, open-drain output, or push-pull output.
P3.7	P3.7 is not configured for I/O pin and it only used to control carrier signal on/off.
Port 4	8-bit general-purpose I/O port; Input without or with pull-up, open-drain output, or push-pull output. This port is dedicated for key output in IR controller application.



# 10.1. Port Data Registers

Table 42 provides an overview of the register locations of all four S3F8S45 I/O port data registers. Data registers for ports 0, 1, 2, 3, and 4 feature the general format shown in Figure 67.

Register Name	Mnemonic	Decimal	Hex	Location	Read/Write
Port 0 Data Register	P0	224	E0h	Set1, Bank0	R/W
Port 1 Data Register	P1	225	E1h	Set1, Bank0	R/W
Port 2 Data Register	P2	226	E2h	Set1, Bank0	R/W
Port 3 Data Register	P3	227	E3h	Set1, Bank0	R/W
Port 4 Data Register	P4	228	E4h	Set1, Bank0	R/W

#### Table 42. Port Data Register Summary






Figure 67. S3F8S45 I/O Port Data Register Format

### 10.2. Port 0

Port 0 is an 8-bit I/O port with individually-configurable pins that are accessed directly by writing or reading the Port 0 Data Register, P0, at location F0h in Set1, Bank1. P0.0–P0.7 can serve as inputs (with or without pull-ups) and push-pull outputs, or you can configure the following alternative functions:

- Low-byte pins (P0.0–P0.3): INT7/AD8, X<sub>TOUT</sub>, X<sub>TIN</sub>
- High-byte pins (P0.4–P0.7): AD7/COM7, AD6/COM6, AD5/COM5, AD4/COM4

### **Port 0 Control Registers**

Port 0 provides two 8-bit control registers, P0CONH for P0.4–P0.7 and P0CONL for P0.0–P0.3 (see Tables 43 and 44). A reset clears these P0CONH and P0CONL registers to 00h, configuring all pins to Input Mode. When P0.3 is in Input Mode, the following three selections are available:



- Schmitt-trigger input with interrupt generation on falling signal edges
- Schmitt-trigger input with interrupt generation on rising signal edges
- Schmitt-trigger input with interrupt generation on falling/rising signal edges

Table 43. Port 0 Control High By	yte Register (P0CONH; Set1, Bank1)

Reset	0	0						-
		U	0	0	0	0	0	0
R/W				R/	W			
Address				D	Dh			
Mode			Reg	ister Addres	sing Mode	only		

Bit	Description
[7:6]	<b>P0.7/COM4/AD4 Configuration Bits</b> 00: Schmitt Trigger Input Mode. 01: Output Mode; push-pull. 10: Alternative function (AD4). 11: Alternative function (COM4).
[5:4]	<b>P0.26/COM5/AD5 Configuration Bits</b> 00: Schmitt Trigger Input Mode. 01: Output Mode; push-pull. 10: Alternative function (AD5). 11: Alternative function (COM5).
[3:2]	P0.5/COM6/AD6 Configuration Bits 00: Schmitt Trigger Input Mode. 01: Output Mode; push-pull. 10: Alternative function (AD6). 11: Alternative function (COM6).
[1:0]	<b>P0.4/COM7/AD7 Configuration Bits</b> 00: Schmitt Trigger Input Mode. 01: Output Mode; push-pull. 10: Alternative function (AD7). 11: Alternative function (COM7).

PS032207-0418





206

#### Table 44. Port 0 Control Register Low Byte (P0CONL; Set1, Bank1)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
R/W				R	/W			
Address				D	1h			
Mode			Reg	ister Addre	ssing Mode	only		
Note: R = re	ead only; R/W = re	ead/write.						
Bit	Descriptio	on						
[7:6]	00: Schmit 01: Output	AD8 Confi tt Trigger In Mode; pus ative functio ailable.	put Mode ( h-pull.					
[5]	Reserved							
[4]	00: Schmit	SET Config tt Trigger In Mode; pus	put Mode.	t				
[3:2]	00: Schmit 01: Output	1/AD1 Con tt Trigger In Mode; pus ative functio ailable.	put Mode. h-pull.	Bits				
[1:0]	00: Schmit 01: Output	0/AD0 Con tt Trigger In Mode; pus ative functio ailable.	put Mode. h-pull.	Bits				


Note: Refer to the Smart Option for configuring as P0.2/nRESET.

These control registers settings can be used to select Input Mode (with or without pullups) or to select Push-Pull Output Mode and enable the alternative functions.

When programming the port, note that any alternative peripheral I/O function you configure using the Port 0 Control registers must also be enabled in the associated peripheral module.

### Port 0 Pull-Up Resistor Enable Register

When using the Port 0 Pull-Up Resistor Enable (P0PUR) Register (D2h, Set1, Bank1; see Table 45), the pull-up resistors can be configured to individual Port 0 pins.





207

### Table 45. Port 0 Pull-Up Resistor Enable Register (P0PUR; Set1, Bank1)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
R/W				R/	W			
Address				D	2h			
Mode			Regi	ster Addres	sing Mode	only		
Note: R = rea	ad only; R/W = re	ead/write.						
Bit	Descriptio	n						
[7]		<b>IP Resisto</b> pull-up resis		t				
[6]		Jp Resisto	<b>r Enable Bi</b> stor.	t				
[5]	<b>P0.5 Pull-L</b> 0: Disable   1: Enable p	pull-up resis		t				
[4]	<b>P0.4 Pull-L</b> 0: Disable   1: Enable p	pull-up resis		t				
[3]	<b>P0.3 Pull-L</b> 0: Disable   1: Enable p	pull-up resis		t				
[2]	<b>P0.2 Pull-L</b> 0: Disable   1: Enable p	oull-up resis		t				
[1]	<b>P0.1 Pull-L</b> 0: Disable   1: Enable p	pull-up resis		t				
[0]	<b>P0.0 Pull-L</b> 0: Disable   1: Enable p	oull-up resis		t				
Note: A pull- output	up resistor of por or alternative fur	t 0 is automation.	atically disabl	ed only whe	n the corres	ponding pin	is selected a	s push-pu



# 10.3. Port 1

Port 1 is an 8-bit I/O port with individually-configurable pins. Port 1 pins are accessed directly by writing or reading the Port 1 Data (P1) Register at location F1h in Set1, Bank1. P1.0–P1.7 can serve as inputs (with or without pull-ups) and outputs (push-pull or opendrain), can be configured to the following alternative functions:

- Low-byte pins (P1.0–P1.3): AD3/TBPWM, AD2/BUZ, AD1/RXD1, AD0/TXD1
- High-byte pins (P1.4–P1.7): TCOUT/TCPWM/COM3, COM2, COM1, COM0

### **Port 1 Control Registers**

Port 1 has two 8-bit control registers: P1CONH for P1.4–P1.7 and P1CONL for P1.0–P1.3 (see Tables 46 and 47). A reset clears these P1CONH and P1CONL registers to 00h, configuring all pins to Input Mode. The control registers settings can be used to select Input Mode (with or without pull-ups) or Output Mode and enable the alternative functions.

When programming the port, note that any alternative peripheral I/O function you configure using the Port 1 Control registers must also be enabled in the associated peripheral module.

Bit	7	6	5	4	3	2	1	0				
Reset	0	0	0	0	0	0	0	0				
R/W		R/W										
Address		E0h										
Mode		Register Addressing Mode only										
Note: R = rea	ad only; R/W = r	ead/write.										
Bit	Descriptio	Description										
[7:6]	00: Schmit 01: Output 10: Not av	P1.7/COM0 Configuration Bits         00: Schmitt Trigger Input Mode.         01: Output Mode.         10: Not available.         11: Alternative function (COM0).										
[5:4]	00: Schmit 01: Output 10: Not av		put Mode.									

### Table 46. Port 1 Control Register High Byte (P1CONH; Set1, Bank1)



209

Bit	Description (Continued)
[3:2]	P1.5/COM2 Configuration Bits 00: Schmitt Trigger Input Mode. 01: Output Mode. 10: Not available. 11: Alternative function (COM2).
[1:0]	P1.4/COM3/TCOUT/TCPWM Configuration Bits 00: Schmitt Trigger Input Mode. 01: Output Mode. 10: Alternative function (TCOUT/TCPWM). 11: Alternative function (COM3).

### Table 47. Port 1 Control Register Low Byte (P1CONL; Set1, Bank1)

Bit	7	6	5	4	3	2	1	0			
Reset	0	0	0	0	0	0	0	0			
R/W				R/	W						
Address				E	1h						
Mode			Reg	ister Addres	ssing Mode	only					
Note: R = re	ad only; R/W = re	ead/write.									
Bit	Descriptio	n									
	P1.3/AD0/		iguration	Dito							
[7:6]			-	DIIS							
	00: Schmitt Trigger Input Mode. 01: Output Mode.										
	10: Alternative function (AD0).										
	11: Alternative function (TXD1).										
[5:4]	P1.2/AD1/RXD1 Configuration Bits										
	00: Schmitt Trigger Input Mode (RXD1 In).										
	01: Output Mode.										
	10: Alternative function (AD1). 11: Alternative function (RXD1 Out).										
			•	•							
[3:2]	P1.1/AD2/I			lits							
	00: Schmit		put Mode.								
	01: Output Mode. 10: Alternative function (AD2).										
			· · ·								
	11: Alternative function (BUZ).										
[1:0]	P1.0/AD3/		-	on Bits							
	00: Schmit		put Mode.								
	01: Output		n (AD2)								
	10: Alterna 11: Alterna		· · ·	D)							
				·)·							



### Port 1 Pull-Up Resistor Enable Register

When using the Port 1 Pull-Up Resistor Enable (P1PUR) Register (E2h, Set1, Bank1; see Table 48), the pull-up resistors can be configured to individual Port 1 pins.

### Table 48. Port 1 Output Pull-Up Resistor Enable Register (P1PUR; Set1, Bank1)

			-	-		-	• •	·	
Bit		7	6	5	4	3	2	1	0
Reset	t	0	0	0	0	0	0	0	0
R/W					R	/W			
Addre	ess				E	2h			
Mode	l			Regis	ter Addre	ssing Mode	e only		
Note:	R = read only	/; R/W = re	ead/write.						
<b>D</b> .4									
Bit		escriptio							
[7]				r Enable Bit					
			pull-up resis						
			oull-up resis						
[6]			•	r Enable Bit					
			pull-up resis						
			oull-up resis						
[5]				r Enable Bit					
			pull-up resis						
			oull-up resis						
[4]			•	r Enable Bit					
			pull-up resis						
		•	•						
[3]				r Enable Bit					
			pull-up resis						
101		-							
[2]				r Enable Bit					
			pull-up resis						
F 4 3									
[1]				r Enable Bit					
			pull-up resis						
		•	•						
[0]			•	r Enable Bit					
			pull-up resis						
N1.1								1	
Note:	Port 1 pull-up output or as a				I only wher	n the corresp	onding pin is	selected as	a push-pı





### Port 1 n-Channel Open Drain Mode Register

When using the Port 1 n-Channel Open Drain Mode (PNE1) Register (E3h, Set1, Bank1; see Table 49), the Push-Pull or Open Drain Output Mode can be configured to individual Port 1 pins.

Bit	7	6	5	4	3	2	1	0			
Reset	0	0	0	0	0	0	0	0			
R/W				R/	W						
Address				E:	3h						
Mode			Regi	ster Addres	sing Mode	only					
Note: R = re	ad only; R/W = re	ead/write.									
Bit	Descriptio	'n									
[7]	0: Output N	P1.7 n-Channel Open Drain Mode Bit         0: Output Mode, push-pull.         1: Output Mode, open-drain.									
[6]	P1.6 n-Cha 0: Output N 1: Output N	/lode, push-	-pull.	de Bit							
[5]	P1.5 n-Cha 0: Output N 1: Output N	/lode, push-	-pull.	de Bit							
[4]	P1.4 n-Cha 0: Output N 1: Output N	/lode, push-	-pull.	de Bit							
[3]	P1.3 n-Cha 0: Output N 1: Output N	/lode, push-	-pull.	de Bit							
[2]	P1.2 n-Cha 0: Output N 1: Output N	/lode, push-	-pull.	de Bit							
[1]	P1.1 n-Cha 0: Output N 1: Output N	/lode, push-	-pull.	de Bit							
[0]	P1.0 n-Cha 0: Output N 1: Output N	/lode, push-	-pull.	de Bit							
	pull-up resistors or as an alternat			ed only when	the corresp	onding pin is	selected as	a push-p			





### 10.4. Port 2

Port 2 is an 8-bit I/O port with individually-configurable pins which are accessed directly by writing or reading the Port 2 Data (P2) Register at location F2h in Set1, Bank1. P2.0–P2.7 can serve as inputs (with or without pull-ups) and push-pull outputs, or can be configured to the following alternative functions:

- Low-byte pins (P2.0–P2.3): PG0/SEG3, PG1/SEG4, PG2/SEG5, PG3/SEG6
- High-byte pins (P2.4–P2.7): PG4/SEG7, PG5/SEG8, PG6/SEG9, PG7/SEG10

### **Port 2 Control Registers**

Port 2 provides two 8-bit control registers, P2CONH for P2.4–P2.7 and P2CONL for P2.0–P2.3 (see Tables 50 and 51). A reset clears these P2CONH and P2CONL registers to 00h, configuring all pins to Input Mode. Use control register settings to select Input Mode (with or without pull-ups) or to select Push-Pull Output Mode and enable the alternative functions.

When programming the port, note that any alternative peripheral I/O function you configure using the Port 2 Control registers must also be enabled in the associated peripheral module.

Bit	7	6	5	4	3	2	1	0		
Reset	0	0	0	0	0	0	0	0		
R/W		R/W								
Address				E	1h					
Mode			Reg	ister Addres	sing Mode	only				

#### Table 50. Port 2 Control Register High Byte (P2CONH; Set1, Bank1)

Note: R = read only; R/W = read/write.

Bit	Description
[7:6]	<b>P2.7/PG7/SEG10 Configuration Bits</b> 00: Schmitt Trigger Input Mode. 01: Output Mode, push-pull. 10: Alternative function (PG7). 11: Alternative function (SEG10).
[5:4]	<b>P2.6/PG6/SEG9 Configuration Bits</b> 00: Schmitt Trigger Input Mode. 01: Output Mode, push-pull. 10: Alternative function (PG6). 11: Alternative function (SEG9).



213

Bit	Description (Continued)
[3:2]	P2.5/PG5/SEG8 Configuration Bits 00: Schmitt Trigger Input Mode. 01: Output Mode, push-pull. 10: Alternative function (PG5). 11: Alternative function (SEG8).
[1:0]	<b>P2.4/PG4/SEG7 Configuration Bits</b> 00: Schmitt Trigger Input Mode. 01: Output Mode, push-pull. 10: Alternative function (PG4). 11: Alternative function (SEG7).

### Table 51. Port 2 Control Register Low Byte (P2CONL; Set1, Bank1)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
R/W				R	/W			
Address				E	5h			
Mode			Reg	ister Addre	ssing Mode	only		
Note: R = re	ead only; R/W = re	ead/write.						
Bit	Descriptio	n						
[7:6]	P2.3/PG3/S 00: Schmit 01: Output 10: Alterna 11: Alterna	t Trigger In Mode, pus itive functio	h-pull. on (PG3).	Bits				
[5:4]	P2.2/PG2/3 00: Schmit 01: Output 10: Alterna 11: Alterna	t Trigger In Mode, pus itive functio	h-pull. on (PG2).	Bits				
[3:2]	P2.1/PG1/5 00: Schmit 01: Output 10: Alterna 11: Alterna	t Trigger In Mode, pus itive functio	h-pull. on (PG1).	Bits				
[1:0]	<b>P2.0/PG0/</b> 00: Schmit 01: Output 10: Alterna 11: Alterna	t Trigger In Mode, pus itive functic	h-pull. on (PG0).	Bits				



### Port 2 Pull-Up Resistor Enable Register

When using the Port 2 Pull-Up Resistor Enable (P2PUR) Register (E6h, Set1, Bank1; see Table 52), the pull-up resistors can be configured to individual Port 2 pins.

### Table 52. Port 2 Pull-Up Resistor Enable Register (P2PUR; Set1, Bank1)

Bit		7	6	5	4	3	2	1	0
Reset	t	0	0	0	0	0	0	0	0
R/W					R	W			
Addre	ess				E	6h			
Mode	)			Regis	ter Addres	ssing Mode	e only		
Note:	R = read on	ly; R/W = re	ad/write.						
Bit	D	escriptio	n						
[7]	<b>P</b> 0	2.7 Pull-L							
[6]	0	: Disable <sub>l</sub>	<b>Jp Resisto</b> oull-up resis						
[5]	0	: Disable <sub>l</sub>	<b>Jp Resisto</b> oull-up resis						
[4]	0	: Disable <sub>l</sub>	<b>Jp Resisto</b> oull-up resis						
[3]	0	: Disable <sub>l</sub>	<b>Jp Resisto</b> oull-up resis						
[2]	0	: Disable <sub>l</sub>	<b>Jp Resisto</b> oull-up resis						
[1]	0	: Disable <sub>l</sub>	<b>Jp Resisto</b> oull-up resis						
[0]	0	: Disable j	<b>Jp Resisto</b> oull-up resis						
Note:	Port 2 pull-u output or as			ically disabled	only wher	the corresp	onding pin is	selected as	a push-pı



### 10.5. Port 3

Port 3 is a 7-bit I/O port with individually-configurable pins which are accessed directly by writing or reading the Port 3 Data (P3) Register at location F3h in Set1, Bank1. P3.0–P3.6 can serve as inputs (with or without pull-ups) and outputs (push pull or opendrain), or you can configure the following alternative functions:

- Low-byte pins (P3.0–P3.3): INT4/SEG15, INT5/RXD0/SEG16, INT6/TXD0/SEG17, INT0/SEG18
- High-byte pins (P3.4–P3.6): INT1/TAOUT/TAPWM, INT2/TACLK/SEG20, INT3/ TACAP/SEG21

### **Port 3 Control Registers**

Port 3 provides two 8-bit control registers, P3CONH for P3.4–P3.6 and P3CONL for P3.0–P3.3 (see Tables 53 and 54). A reset clears the P3CONH and P3CONL registers to 00h, configuring all pins to Input Mode. When P3.0–P3.6 are in Input Mode, the following three selections are available:

- Schmitt-trigger input with interrupt generation on falling signal edges
- Schmitt-trigger input with interrupt generation on rising signal edges

Table 53. Port 3 Control High Byte Register (P3CONH; Set1, Bank1)

• Schmitt-trigger input with interrupt generation on falling/rising signal edges

Bit	7	6	5	4	3	2	1	0
Reset	_	_	0	0	0	0	0	0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
Address	EAh							
Mode	Register Addressing Mode only							

Bit	Description
[7:6]	Reserved
[5:4]	P3.6/INT3/TACAP/SEG21 Configuration Bits
	00: Schmitt Trigger Input Mode (INT3, TACAP).
	01: Output Mode.
	10: Not available.

11: Alternative function (SEG21).



216

Bit	Description (Continued)
[3:2]	<b>P3.5/INT2/TACLK/SEG20 Configuration Bits</b> 00: Schmitt Trigger Input Mode (INT2, TACLK). 01: Output Mode. 10: Not available. 11: Alternative function (SEG20).
[1:0]	<b>P3.4/INT1/TAOUT/TAPWM/SEG19 Configuration Bits</b> 00: Schmitt Trigger Input Mode (INT1). 01: Output Mode. 10: Alternative function (TAOUT/TAPWM). 11: Alternative function (SEG19).

### Table 54. Port 3 Control Low Byte Register (P3CONL; Set1, Bank1)

0	1	2	3	4	5	6	7	Bit
0	0	0	0	0	0	0	0	Reset
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			3h	EE				Address
Register Addressing Mode only								Mode
						ead/write.	only; R/W = re	Note: R = read
							only; R/W = re	Note: R = read o

Bit	Description	
[7:6]	<b>P3.3/INT0/SEG18 Configuration Bits</b> 00: Schmitt Trigger Input Mode (INT0). 01: Output Mode. 10: Not available. 11: Alternative function (SEG18).	
[5:4]	<b>P3.2/INT6/TXD0/SEG17 Configuration Bits</b> 00: Schmitt Trigger Input Mode (INT6). 01: Output Mode. 10: Alternative function (TXD0). 11: Alternative function (SEG17).	
[3:2]	<b>P3.1/INT5/RXD0/SEG16 Configuration Bits</b> 00: Schmitt Trigger Input Mode (INT5, RXD In). 01: Output Mode. 10: Alternative function (RXD0 Out). 11: Alternative function (SEG16).	
[1:0]	<b>P3.0/INT4/SEG15 Configuration Bits</b> 00: Schmitt Trigger Input Mode (INT4). 01: Output Mode. 10: Not available. 11: Alternative function (SEG15).	



These control register's settings can be used to select Input Mode (with or without pullups) or Output Mode and enable the alternative functions.

When programming the port, note that any alternative peripheral I/O function you configure using the Port 3 Control registers must also be enabled in the associated peripheral module.

### Port 0/3 Interrupt Enable and Pending Registers

To process external interrupts at the Port 0/3 pins, the following additional control registers are provided:

- Port 0/3 Interrupt Enable High (P03INTH) Register (E8h, Set1, Bank1)
- Port 0/3 Interrupt Enable Low (P03INTL) Register (E9h, Set1, Bank1)
- Port 0/3 Interrupt Pending (P03PND) Register (E7h, Set1, Bank1)

The Port 0/3 Interrupt Pending (P03PND) Register (see Table 55) lets you check for interrupt pending conditions and clear the pending condition when the interrupt service routine has been initiated. The application software detects interrupt requests by polling this P03PND Register at regular intervals.

When the interrupt enable bit of any Port 0/3 pin is 1; a rising or falling signal edge at this pin will generate an interrupt request. The corresponding P03PND bit is then automatically set to 1, and the IRQ level goes Low to signal the CPU that an interrupt request is waiting. When the CPU acknowledges the interrupt request, application software must clear the pending condition by writing a 0 to the corresponding P03PND bit.

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				E.	7h			
Mode	Register Addressing Mode only							

Bit	Description
[7]	<b>P0.3 (INT7) External Interrupt Pending Bit</b> 0: Clear pending bit (when write). 1: Interrupt request is pending (when read).
[6]	<b>P3.2 (INT6) External Interrupt Pending Bit</b> 0: Clear pending bit (when write). 1: Interrupt request is pending (when read).



218

Bit	Description (Continued)
[5]	<b>P3.1 (INT5) External Interrupt Pending Bit</b> 0: Clear pending bit (when write). 1: Interrupt request is pending (when read).
[4]	<b>P3.0 (INT4) External Interrupt Pending Bit</b> 0: Clear pending bit (when write). 1: Interrupt request is pending (when read).
[3]	P3.6 (INT3) External Interrupt Pending Bit 0: Clear pending bit (when write). 1: Interrupt request is pending (when read).
[2]	<b>P3.5 (INT2) External Interrupt Pending Bit</b> 0: Clear pending bit (when write). 1: Interrupt request is pending (when read).
[1]	<b>P3.4 (INT1) External Interrupt Pending Bit</b> 0: Clear pending bit (when write). 1: Interrupt request is pending (when read).
[0]	<b>P3.3 (INT0) External Interrupt Pending Bit</b> 0: Clear pending bit (when write). 1: Interrupt request is pending (when read).

### Port 3 Pull-Up Resistor Enable Register

When using the Port 3 Pull-Up Resistor Enable (P3PUR) Register (ECh, Set1, Bank1; see Table 56), the pull-up resistors can be configured to individual Port 3 pins.

Table 56. Port3[4:5] Control Register (P3PUR; Set1, Bank1)

Bit	7	6	5	4	3	2	1	0
Reset	_	0	0	0	0	0	0	0
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				E	Ch			
Mode	Register Addressing Mode only							
Note: R = read	only; R/W = I	read/write.						
Bit	Descriptio	on						

BIt	Description
[7]	Reserved
[6]	<b>P3.6 Pull-Up Resistor Enable Bit</b> 0: Pull-up disable. 1: Pull-up enable.
[5]	<b>P3.5 Pull-Up Resistor Enable Bit</b> 0: Pull-up disable. 1: Pull-up enable.



219

Bit **Description (Continued)** [4] P3.4 Pull-Up Resistor Enable Bit 0: Pull-up disable. 1: Pull-up enable. P3.3 Pull-Up Resistor Enable Bit [3] 0: Pull-up disable. 1: Pull-up enable. [2] P3.2 Pull-Up Resistor Enable Bit 0: Pull-up disable. 1: Pull-up enable. [1] P3.1 Pull-Up Resistor Enable Bit 0: Pull-up disable. 1: Pull-up enable. [0] P3.0 Pull-Up Resistor Enable Bit 0: Pull-up disable. 1: Pull-up enable. Note: Port 3 pull-up resistors are automatically disabled only when the corresponding pin is selected as a push-pull output or as an alternative function.

### Port 3 n-Channel Open Drain Mode Register

When using the Port 3 n-Channel Open Drain Mode (PNE3) Register (EDh, Set1, Bank1; see Table 57), the Push-Pull or Open Drain Output Mode can be configured to individual Port 3 pins.

Bit	7	6	5	4	3	2	1	0
Reset	_	0	0	0	0	0	0	0
R/W	_	R/W						
Address				El	Dh			
Mode	Register Addressing Mode only							

Bit	Description
[7]	Reserved
[6]	<b>P3.6 Output Mode Enable Bit</b> 0: Output Mode, push-pull. 1: Output Mode, open-drain.
[5]	<b>P3.5 Output Mode Enable Bit</b> 0: Output Mode, push-pull. 1: Output Mode, open-drain.



220

Bit	<b>Description (Continued)</b>	
[4]	<b>P3.4 Output Mode Enable Bit</b> 0: Output Mode, push-pull. 1: Output Mode, open-drain.	
[3]	<b>P3.3 Output Mode Enable Bit</b> 0: Output Mode, push-pull. 1: Output Mode, open-drain.	
[2]	<b>P3.2 Output Mode Enable Bit</b> 0: Output Mode, push-pull. 1: Output Mode, open-drain.	
[1]	<b>P3.1 Output Mode Enable Bit</b> 0: Output Mode, push-pull. 1: Output Mode, open-drain.	
[0]	<b>P3.0 Output Mode Enable Bit</b> 0: Output Mode, push-pull. 1: Output Mode, open-drain.	

### Ports 0–3 Interrupt Control Registers

The contents of the Ports 0–3 Interrupt Control High Byte (P03INTH) and Ports 0–3 Interrupt Control Low Byte (P03INTL) registers are described in Tables 58 and 59.

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				E	8h			
Mode	Register Addressing Mode only							

Bit	Description	
[7:6]	P0.3 (INT7) External Interrupt Configuration Bit	
	00: Disable interrupt.	
	01: Enable interrupt by falling edge.	
	10: Enable interrupt by rising edge.	
	11: Enable interrupt by both falling and rising edge.	
[5:4]	P3.2 (INT6) External Interrupt Configuration Bit	
	00: Disable interrupt.	
	01: Enable interrupt by falling edge.	
	10: Enable interrupt by rising edge.	
	11: Enable interrupt by both falling and rising edge.	



221

Bit	Description
[3:2]	<ul> <li>P3.1 (INT5) External Interrupt Configuration Bit</li> <li>00: Disable interrupt.</li> <li>01: Enable interrupt by falling edge.</li> <li>10: Enable interrupt by rising edge.</li> <li>11: Enable interrupt by both falling and rising edge.</li> </ul>
[1:0]	<ul> <li>P3.0 (INT4) External Interrupt Configuration Bit</li> <li>00: Disable interrupt.</li> <li>01: Enable interrupt by falling edge.</li> <li>10: Enable interrupt by rising edge.</li> <li>11: Enable interrupt by both falling and rising edge.</li> </ul>

### Table 59. Ports 0–3 Interrupt Control Low Byte Registers (P03INTL; Set1, Bank1)

Bit	7	6	5	4	3	2	1	0	
Reset	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address		E9h							
Mode		Register Addressing Mode only							
Note: R = read	d only; R/W = r	ead/write.							

Bit	Description	
[7:6]	P3.6 (INT3) External Interrupt Configuration Bit	
	00: Disable interrupt.	
	01: Enable interrupt by falling edge.	
	10: Enable interrupt by rising edge.	
	11: Enable interrupt by both falling and rising edge.	
[5:4]	P3.5 (INT2) External Interrupt Configuration Bit	
	00: Disable interrupt.	
	01: Enable interrupt by falling edge.	
	10: Enable interrupt by rising edge.	
	11: Enable interrupt by both falling and rising edge.	
[3:2]	P3.4 (INT1) External Interrupt Configuration Bit	
	00: Disable interrupt.	
	01: Enable interrupt by falling edge.	
	10: Enable interrupt by rising edge.	
	11: Enable interrupt by both falling and rising edge.	
[1:0]	P3.3 (INT0) External Interrupt Configuration Bit	
	00: Disable interrupt.	
	01: Enable interrupt by falling edge.	
	10: Enable interrupt by rising edge.	
	11: Enable interrupt by both falling and rising edge.	



#### 222

### 10.6. Port 4

Port 4 is an 7-bit I/O port with individually-configurable pins which are accessed directly by writing or reading the Port 4 Data (P4) Register at location F4h in Set1, Bank1. P4.0–P4.6 can serve as inputs (with or without pull-ups), and outputs (push pull or opendrain), or can be configured to the following alternative functions:

- Low-byte pins (P4.0–P4.3): SO/SEG0, SI/SEG1, SCK/SEG2, TD0CAP/TD0OUT/ TD0PWM/SEG11
- High-byte pins (P4.4–P4.6): TD0CLK/SEG12, TD1CAP/TD1OUT/TD1PWM/ SEG13, TD1CLK/SEG14

### **Port 4 Control Register**

Port 4 provides two 7-bit control registers, P4CONH for P4.4–P4.6 and P4CONL for P4.0–P4.3 (see Tables 60 and 61). A reset clears these P4CONH and P4CONL registers to 00h, configuring all pins to Input Mode. Use these control register settings to select Input Mode (with or without pull-ups) or to select Output Mode and enable the alternative functions.

When programming the port, note that any alternative peripheral I/O function you configure using the Port 4 Control registers must also be enabled in the associated peripheral module.

Bit	7	6	5	4	3	2	1	0
Reset	-	-	0	0	0	0	0	0
R/W	-	_	R/W	R/W	R/W	R/W	R/W	R/W
Address				El	Ξh			
Mode	Register Addressing Mode only							
Note: R = read of	only; R/W = r	ead/write.						


Bit	Description
[7:6]	Reserved
[5:4]	P4.6/TD1CLK/SEG14Configuration Bits
	00: Schmitt Trigger Input Mode (TD1CLK).
	01: Output Mode.
	10: Not available.
	11: Alternative function (SEC14)

11: Alternative function (SEG14).



223

Bit	Description
[3:2]	<b>P4.5/TD1OUT/TD1PWM/TD1CAP/SEG13 Configuration Bits</b> 00: Schmitt Trigger Input Mode (TD1CAP). 01: Output Mode. 10: Alternative function (TD1OUT/TD1PWM). 11: Alternative function (SEG13).
[1:0]	P4.4/TD0CLK/SEG12 Configuration Bits 00: Schmitt Trigger Input Mode (TD0CLK). 01: Output Mode. 10: Not available. 11: Alternative function (SEG12).





224

### Table 61. Port 4 Control Low Byte Register (P4CONL; Set1, Bank1)

Bit	7	6	5	4	3	2	1	0
Reset	1	1	1	1	1	1	1	1
R/W				R	/W			
Address				E	Fh			
Mode			Reg	ister Addre	ssing Mode	e only		
Note: R = re	ad only; R/W = re	ead/write.						
Bit	Descriptio	n						
[7:6]	00: Schmit 01: Output 10: Alterna	t Trigger Inj Mode.	out Mode ( <sup>`</sup> n (TD0OU <sup>-</sup>	T/TD0PWM	•	on Bits		
[5:4]		t Trigger Inj	out Mode ( n (SCK Ou	SCK In).				
[3:2]	P4.1/SI/SE 00: Schmit 01: Output 10: Not ava 11: Alterna	t Trigger In Mode.	out Mode (					
[1:0]	P4.0/SO/S 00: Schmit 01: Output 10: Alterna 11: Alterna	t Trigger Inj Mode.	out Mode. n (SO).	lits				



225


### Port 4 Pull-Up Resistor Enable Register

When using the Port 4 Pull-Up Resistor Enable (P4PUR) Register (F5h, Set1, Bank1; see Table 62), the pull-up resistors can be configured to individual Port 4 pins.

#### Table 62. Port 4 Pull-Up Resistor Enable Register (P4PUR; Set1, Bank1)

Bit	7	6	5	4	3	2	1	0
Reset	_	0	0	0	0	0	0	0
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				F	5h			
Mode			Reg	ister Addres	ssing Mode	only		

Bit Description [7] Reserved [6] P4.6 Pull-Up Resistor Enable Bit 0: Disable pull-up resistor. 1: Enable pull-up resistor. P4.5 Pull-Up Resistor Enable Bit [5] 0: Disable pull-up resistor. 1: Enable pull-up resistor. P4.4 Pull-Up Resistor Enable Bit [4] 0: Disable pull-up resistor. 1: Enable pull-up resistor. [3] P4.3 Pull-Up Resistor Enable Bit 0: Disable pull-up resistor. 1: Enable pull-up resistor. [2] P4.2 Pull-Up Resistor Enable Bit 0: Disable pull-up resistor. 1: Enable pull-up resistor. [1] P4.1 Pull-Up Resistor Enable Bit 0: Disable pull-up resistor. 1: Enable pull-up resistor. [0] P4.0 Pull-Up Resistor Enable Bit 0: Disable pull-up resistor. 1: Enable pull-up resistor. Note: Port 4 pull-up resistors are automatically disabled only when the corresponding pin is selected as a push-pull output or as an alternative function.





226

### Port 4 n-Channel Open Drain Mode Register

When using the Port 4 n-Channel Open Drain Mode (PNE4) Register (F6h, Set1, Bank1; see Table 63), the Push-Pull or Open Drain Output modes can be configured to individual Port 4 pins.

#### Table 63. Port 4 n-Channel Open-Drain Mode Register (PNE4; Set1, Bank1)

Bit	7	6	5	4	3	2	1	0
Reset	_	0	0	0	0	0	0	0
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				F	6h			
Mode			Reg	ister Addre	ssing Mode	only		
Note: R = rea	ad only; R/W =	read/write.						
Bit	Description	on						
[7]	Reserved							
[6]	0: Disable	Up Resisto pull-up resi pull-up resis	stor.	Bit				
[5]	0: Disable	Up Resisto pull-up resi pull-up resis	stor.	Bit				
[4]	0: Disable	Up Resisto pull-up resi pull-up resis	stor.	Bit				
[3]	0: Disable	Up Resisto pull-up resi pull-up resis	stor.	Bit				
[2]	0: Disable	Up Resisto pull-up resi pull-up resis	stor.	Bit				
[1]	0: Disable	Up Resisto pull-up resi pull-up resis	stor.	Bit				
[0]	0: Disable	Up Resisto pull-up resi pull-up resis	stor.	Bit				



# Chapter 11. Basic Timer

The S3F8S45 MCU features an 8-bit basic timer (BT) that can be used in the following two ways:


- As a watchdog timer to provide an automatic reset mechanism in the event of a system malfunction
- To signal the end of the required oscillation stabilization interval after a reset or a Stop Mode release.

The functional components of the basic timer block are:

- Clock frequency divider ( $f_{XX}$  divided by 4096, 1024, 128, or 16) with multiplexer
- 8-bit Basic Timer Counter (BTCNT) Register (FDh, Set1, Bank0; read-only)
- Basic Timer Control (BTCON) Register (D3h, Set1; read/write)
- Internal RC oscillation or basic timer overflow signal
- Smart Option 3FH. 7 selects counter clock source, 8-bit watchdog timer overflow condition (bit 7 OVF with internal ring oscillator or bit 3 OVF with basic timer overflow). Also, in Stop and Idle Modes with internal RC ring oscillator, the watchdog timer counter is not cleared by Smart Option
- Enable or Disable Internal RC OSC in Stop and Idle Mode
- 8-bit watchdog timer counter
- Basic Timer Control (WDTCON) Register (FCh, Set1, Bank1; read/write)

Figure 68 diagrams the Basic Timer.





- NOTE: 1. During a power-on reset operation, the CPU is idle during the required oscillation stabilization interval (until bit 4 of the basic timer counter overflows).
  - The internal RC OSC can be stopped in STOP or IDLE mode by WDTCON.7-.4 = "1010B" when the clock is selected for watch-dog timer. At that time the 8-bit watchdog timer up counter will be cleared to '0' when the CPU goes to STOP or IDLE mode.



**Note:** During a power-on reset operation, the CPU is idle during the required oscillation stabilization interval (until bit 4 of the basic timer counter overflows).

>



229

## 11.1. Basic Timer Control Register

The Basic Timer Control (BTCON) Register, shown in Table 64, is used to select the input clock frequency, to clear the basic timer counter and frequency dividers, and to enable or disable the watchdog timer function. It is located in Set1, address D3h, and is read/write addressable using Register Addressing Mode.

Table 64. Basic Timer Control Register (BTCON; Set1)
------------------------------------------------------

Bit	7	6	5	4	3	2	1	0		
Reset	0	0	0	0	0	0	0	0		
R/W				R	W					
Address				D	3h					
Mode			Reg	ister Addres	sing Mode	only				
Note: R = re	ad only; R/W = r	ead/write.								
Bit	Descriptio	on								
[7:4]	-	J Timer Ena								
		1: Reserved								
	1010: Disable watchdog timer function.									
	1011–1111: Reserved.									
[3:2]	Basic Tim	er Input Cl	ock Select	ion Bits <sup>1</sup>						
	00: f <sub>XX</sub> /40									
	01: f <sub>XX</sub> /10									
	10: f <sub>XX</sub> /128.									
	11: f <sub>XX</sub> /16									
[1]	Basic Tim	er Counter	<sup>.</sup> Clear Bit <sup>2</sup>							
	0: No effect.									
	1: Clear the basic timer counter value.									
[0]	Clock Free 0: No effect	quency Div	vider Clear	Bit for Bas	sic Timer a	nd Timer/0	Counters <sup>3</sup>			
		th clock fre	auency div	idors						
	I. Clear DC	UT CIOCK ITE	quency div	10015.						

2. When writing a 1 to BTCON.1, the basic timer counter value is cleared to 00h. Immediately following this write operation, the BTCON.1 value is automatically cleared to 0.

3. When writing a 1 to BTCON.0, the corresponding frequency divider is cleared to 00h. Immediately following this write operation, the BTCON.0 value is automatically cleared to 0.

A reset clears BTCON to 00h, enabling the watchdog function and selecting a basic timer clock frequency of  $f_{XX}/4096$ . To disable the watchdog function, write the signature code 1010b to the basic timer register control bits BTCON.7–BTCON.4.



The 8-bit Basic Timer Counter (BTCNT) Register (FDh, Set1, Bank0), can be cleared at any time during normal operation by writing a 1 to BTCON.1. To clear the frequency dividers, write a 1 to BTCON.0.

### Watchdog Timer Function

The basic timer overflow signal (BTOVF) can be programmed to generate a reset by setting BTCON.7–BTCON.4 to any value other than 1010b. (The 1010b value disables the watchdog function) A reset clears BTCON to 00h, automatically enabling the watchdog timer function. A reset also selects the CPU clock (as determined by the current CLKCON Register setting) divided by 4096 as the BT clock.

A reset is generated whenever a watchdog timer counter overflow occurs (a bit 3 overflow or a bit 7 overflow of the 8-bit watchdog timer counter). During normal operation, the application program must prevent the overflow and the accompanying reset operation from occurring by clearing the BTCNT/watchdog counter value (i.e., by writing a 1 to BTCON.1 or by writing a 1010b to WDTCON.3–WDTCON.0) at regular intervals.

If a system malfunction occurs due to circuit noise or some other error condition, the watchdog counter clear operation will not be executed and a watchdog timer overflow will occur, initiating a reset. After this reset, the device will carry out nornal operation again. The contents of the Watchdog Timer Control (WDTCON) Register are described in Table 65.

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
R/W				R/	W			
Address				F	2h			
Mode			Reg	ister Addres	sing Mode	only		
		ad/write						
Note: R = rea	ad only; R/W = re	eau/write.						
Note: R = rea	ad only; R/W = re	eau/white.						
Note: R = rea	ad only; R/W = re Descriptio							
	Descriptio	n	or Enable B	Bits In Stop	/Idle Mode	1		
Bit	Descriptio	n C Oscillato		Bits In Stop		1		
Bit	Descriptio	n C Oscillato ble internal	RC oscillat	•	dle modes.			
Bit	Descriptio	<b>n</b> C Oscillato ble internal Enable inte	RC oscillat	tor in Stop/I cillator in St	dle modes.			
<b>Bit</b> [7:4]	Descriptio Internal Re 1010: Disa All others:	n C Oscillato ble internal Enable inte Timer Cor	RC oscillat rnal RC osc unter Clear	tor in Stop/I cillator in St r <b>Bits<sup>2</sup></b>	dle modes.			

Table 65. Watchdog Timer Control Register (WDTCON; Set1, Bank1)

1. Only when the internal RC oscillator is selected for the watchdog timer clock source by the Smart Option.

2. The WDTCON.3-.0 value is automatically cleared to 0 after being cleared by the watchdog counter.



### Watchdog Timer Counter Clock Source Selection

You can select either the basic timer overflow signal or the internal RC ring oscillator as the counter clock source. If you use basic timer overflow clock source, WDT overflow will occur when counter bit 3 overflows. If you use internal RC ring oscillator clock source, WDT overflow will occur when counter bit 7 overflows.

### **Oscillation Stabilization Interval Timer Function**

The basic timer can also be used to program a specific oscillation stabilization interval after a reset, or when Stop Mode has been released by an external interrupt.

In Stop Mode, whenever a reset or an external interrupt occurs, the oscillator starts. The BTCNT value then begins increasing at the rate of  $f_{XX}/4096$  (for a reset), or at the rate of the preset clock source (for an external interrupt). When BTCNT.3 overflows, a signal is generated to indicate that the stabilization interval has elapsed and to gate the clock signal off to the CPU so that it can resume normal operation.

In summary, the following events occur when Stop Mode is released:

- 1. During Stop Mode, a power-on reset or an external interrupt occurs to trigger the Stop Mode release, and oscillation begins.
- 2. If a power-on reset occurs, the basic timer counter will increase at the rate of  $f_{XX}/4096$ . If an interrupt is used to release Stop Mode, the BTCNT value increases at the rate of the preset clock source.
- 3. A clock oscillation stabilization interval begins and continues until the 4th bit of the basic timer counter (BTCNT.3) overflows.
- 4. When a BTCNT.3 overflow occurs, normal CPU operation resumes.





# Chapter 12. 8-Bit Timer A/B

This chapter discusses the S3F8S45 MCU's two 8-bit timers, Timer A and Timer B.

# 12.1. 8-Bit Timer A

The 8-bit Timer A is an 8-bit general-purpose timer/counter featuring three operating modes, each of which can be selected using one of the following TACON settings:

- Interval Timer Mode (toggle output at TAOUT pin)
- Capture Input Mode with a rising or falling edge trigger at the TACAP pin
- PWM Mode (TAPWM)

Timer A provides the following functional components:

- Clock frequency divider ( $f_{XX}$  divided by 1024, 256, 64, 8, or 1) with multiplexer
- External clock input pin (TACLK)
- 8-bit counter (TACNT), 8-bit comparator, and 8-bit reference data register (TADATA)
- I/O pins for capture input (TACAP), PWM output (TAPWM), or match output (TAOUT)
- Timer A overflow interrupt (IRQ0 vector D0h) and match/capture interrupt (IRQ0 vector CEh) generation
- Timer A Control (TACON) Register (E2h, Set1, Bank0; read/write)






Figure 69 presents a block diagram of the Timer A function.

Figure 69. Timer A Functional Block Diagram

# 12.2. Timer A Control Register

The Timer A Control (TACON) Register, shown in Table 66, can be used to perform the following tasks:

- Select the Timer A operating mode (Interval Timer, Capture Mode, or PWM Mode)
- Select the Timer A input clock frequency
- Clear the Timer A counter, TACNT
- Enable the Timer A overflow interrupt or Timer A match/capture interrupt





#### Table 66. Timer A Control Register (TACON; Set1, Bank0)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
R/W				R	/W			
Address				E	2h			
Mode			Reg	ister Addres	ssing Mode	only		

Note: R = read only; R/W = read/write.

Bit	Description
[7:5]	Timer A Input Clock Selection Bits $000: f_{XX}$ /1024. $001: f_{XX}$ /256. $010: f_{XX}$ /64. $011: f_{XX}$ /8. $100: f_{XX}$ /1. $101:$ External clock (TACLK) falling edge. $110:$ External clock (TACLK) rising edge. $111:$ Counter stop.
[4:3]	<b>Timer A Operating Mode Selection Bits</b> 00: Interval Mode (TAOUT). 01: Capture Mode (Capture on rising edge, counter running, OVF can occur). 10: Capture Mode (Capture on falling edge, counter running, OVF can occur). 11: PWM Mode; OVF and match interrupt can occur.
[2]	<b>Timer A Counter Enable Bit</b> 0: No effect. 1: Clear the Timer A counter (when write).
[1]	<b>Timer A Match/Capture Interrupt Enable Bit</b> 0: Disable interrupt. 1: Enable interrupt.
[0]	<b>Timer A Overflow Interrupt Enable Bit</b> 0: Disable interrupt. 1: Enable interrupt.
Note:	The TACON.2 value is automatically cleared to 0 after being cleared by the counter.

TACON is located in Set1, Bank0 at address E2h, and is read/write addressable using Register Addressing Mode.

A reset clears TACON to 00h, thereby setting Timer A to normal Interval Timer Mode and selecting an input clock frequency of  $f_{XX}/1024$ ; all Timer A interrupts are disabled. The Timer A counter can be cleared at any time during normal operation by writing a 1 to TACON.2.



The IRQ0-level Timer A overflow interrupt (TAOVF) is at vector address DOh. When a Timer A overflow interrupt occurs and is serviced by the CPU, the pending condition is cleared automatically by hardware or must be cleared by software.

To enable the Timer A match/capture interrupt (IRQ0, vector CEh), write a 1 to TACON.1. To detect a match/capture interrupt pending condition, the application software polls INTPND.1. When a 1 is detected, a Timer A match or capture interrupt is pending. When IMR.0 = 1 and TAINT is enabled, the IRQ0 and INTPND.1 are cleared by hardware when the interrupt request has been serviced.

When IMR.0 = 0 and TAINT is enabled, the IRQ0 and INTPND.1 are cleared by software by writing a 0 to the Timer A match/capture interrupt pending bit, INTPND.1

## **12.3. Timer A Function Description**

This section describes the features and functions of the Timer A interrupt.

### 12.4. Timer A Interrupts

Timer A can generate two interrupts: the Timer A overflow interrupt (TAOVF) and the Timer A match/capture interrupt (TAINT). TAOVF occurs at interrupt level IRQ0, vector D0h. TAINT also occurs at IRQ0, but is assigned the separate vector address CEh.

A Timer A overflow interrupt pending condition is automatically cleared by hardware when it has been serviced, or should be cleared by software in the interrupt service routine by writing a 0 to the INTPND.0 interrupt pending bit. When IMR.0 = 1 and TAINT is enabled, the IRQ0 and INTPND.1 are cleared by hardware when the interrupt request has been serviced.

When IMR.0 = 0 and TAINTis enabled, the IRQ0 and INTPND.1 are cleared by software by writing a 0 to the Timer A match/capture interrupt pending bit, INTPND.1

### 12.5. Timer A Interval Timer Mode

In Interval Timer Mode, a match signal is generated when the counter value is identical to the value written to the Timer A Reference Data (TADATA) Register. The match signal generates a Timer A match interrupt (TAINT, vector CEh) and clears the counter.

If, for example, you write the value 10h to TADATA, the counter will increment until it reaches 10h. At this point, the Timer A interrupt request is generated, the counter value is reset, and counting resumes. With each match, the level of the signal at the Timer A output pin is inverted; see Figure 70.



d In Life

TXYS Company




Figure 70. Simplified Timer A Function Diagram: Interval Timer Mode

### 12.6. Timer A Pulse Width Modulation Mode

Pulse Width Modulation (PWM) Mode lets you program the width (duration) of the pulse that is output at the TAPWM pin. As in Interval Timer Mode, a match signal is generated when the counter value is identical to the value written to the Timer A Data Register. In PWM Mode, however, the match signal does not clear the counter. Instead, it runs continuously, overflowing at FFh, then continues incrementing from 00h.

Although the match signal can be used to generate a Timer A overflow interrupt, interrupts are not typically used in PWM-type applications. Instead, the pulse at the TAPWM pin is held Low as long as the reference data value is less than or equal to ( $\leq$ ) the counter value, the pulse is then held High for as long as the data value is greater than (>) the counter value. One pulse width is equal to t<sub>CLK</sub> x 256; see Figure 71.



**S3F8S45 MCU** 




Figure 71. Simplified Timer A Function Diagram: PWM Mode

### 12.7. Timer A Capture Mode

In Capture Mode, a signal edge that is detected at the TACAP pin opens a gate and loads the current counter value into the Timer A Data Register. Rising or falling edges can be selected to trigger this operation.

Timer A also provides a capture input source: the signal edge at the TACAP pin. Select the capture input by setting the values of the Timer A capture input selection bits in the Port 1 Control Register, P1CONL.4, (E1h, Set1, Bank1). When P1CONL.4 is 0, the TACAP input is selected.

Both kinds of Timer A interrupts can be used in Capture Mode: the Timer A overflow interrupt is generated whenever a counter overflow occurs, and the Timer A match/capture interrupt is generated whenever the counter value is loaded into the Timer A Data Register.

By reading the captured data value in TADATA, and assuming a specific value for the Timer A clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the TACAP pin; see Figure 72.




Figure 72. Simplified Timer A Function Diagram: Capture Mode

# 12.8. 8-Bit Timer B

The S3F8S45 microcontroller has an 8-bit counter called Timer B, which can be used to generate the carrier frequency of a remote controller signal. Timer B offers the following two functions:

- As a normal interval timer, generating a Timer B interrupt at programmed time intervals
- To supply a clock source to the 8-bit timer/counter module, Timer B, for generating the Timer B overflow interrupt






Figure 73 presents a block diagram of the Timer B function.

Figure 73. Timer B Functional Block Diagram

**Note:** The value of the TBDATAL Register is loaded into the 8-bit counter when the operation of Timer B starts. If A borrow occurs in the counter, the value of The TBDATAH Register is loaded into the 8-bit counter. However, on the next borrow, the value of the TBDATAL Register is loaded into the bit counter.

>



The Timer B Control (TBCON) Register is shown in Table 67.

#### Table 67. Timer B Control Register (TBCON; Set1, Bank0)

Bit	7	6	5	4	3	2	1	0		
Reset	0	0	0	0	0	0	0	0		
R/W				R	W					
Address				E	3h					
Mode			Regi	ster Addre	ssing Mode	only				
Note: R = re	ad only; R/W = read/write.									
Bit	Descriptio	n								
[7:6]	00: f <sub>OSC</sub> /1 01: f <sub>OSC</sub> /2 10: f <sub>OSC</sub> /4 11: f <sub>OSC</sub> /8		Selection I	סווס						
[5:4]	00: Genera 01: Genera	ating after lo ating after h ating after lo	ne Selectic ow data is b igh data is ow and high	orrowed. borrowed.	orrowed.					
[3]	<b>Timer B In</b> 0: Disable i 1: Enable i	interrupt.	able Bit							
[2]	Timer B St 0: Stop Tim 1: Start Tim	ner B.	it							
[1]	Timer B M 0: One-Sho 1: Repeat I	ot Mode.	tion Bit							
[0]	Timer B O 0: TBOF is 1: TBOF is	Low (TBP)		el for low o						





### **12.9. Timer B Pulse Width Calculations**

Figure 74 presents an example waveform consisting of a low period time,  $t_{LOW}$ , and high period time,  $t_{HIGH}$ .



Figure 74. Timer B Waveform, Example #1 of 3

To generate the waveform in Figure 74, observe the following calculations.

When TBOF = 0:

 $t_{LOW}$  = (TBDATAL + 2) x 1/f<sub>X</sub>, 0h < TBDATAL < 100h, where f<sub>X</sub> = the selected clock.  $t_{HIGH}$  = (TBDATAH + 2) x 1/f<sub>X</sub>, 0h < TBDATAH < 100h, where f<sub>X</sub> = the selected clock.

When TBOF = 1:  $t_{LOW}$  = (TBDATAH + 2) x 1/f<sub>X</sub>, 0h < TBDATAH < 100h, where f<sub>X</sub> = the selected clock.  $t_{HIGH}$  = (TBDATAL + 2) x 1/f<sub>X</sub>, 0h < TBDATAL < 100h, where f<sub>X</sub> = the selected clock.

To make  $t_{LOW}$  = 24 µs and  $t_{HIGH}$  = 15 µs.  $f_{OSC}$  = 4MHz,  $f_X$  = 4 MHz/4 = 1 MHz

When TBOF = 0:  $t_{LOW} = 24 \,\mu s = (TBDATAL + 2) / f_X = (TBDATAL + 2) \times 1 \,\mu s$ , TBDATAL = 22.  $t_{HIGH} = 15 \,\mu s = (TBDATAH + 2) / f_X = (TBDATAH + 2) \times 1 \,\mu s$ , TBDATAH = 13.

When TBOF = 1:  $t_{HIGH}$  = 15µs = (TBDATAL + 2) /  $f_X$  = (TBDATAL + 2) x 1µs, TBDATAL = 13.  $t_{LOW}$  = 24µs = (TBDATAH + 2) /  $f_X$  = (TBDATAH + 2) x 1µs, TBDATAH = 22.

Figure 75 presents the waveform output of the Timer B output in Repeat Mode.










Figure 76 presents an example waveform that sets Timer B to Repeat Mode, sets the oscillation frequency as the Timer B clock source, and causes TBDATAH and TBDATAL to establish a 38kHz, 1/3-duty carrier frequency.



Figure 76. Timer B Waveform, Example #2 of 3

To generate the waveform in Figure 76, the following factors form the calculation, which follows.

- Timer B is used in Repeat Mode
- The oscillation frequency is  $4 \text{ MHz} (1 \text{ clock} = 0.25 \mu \text{s})$
- TBDATAH =  $8.795 \,\mu$ s/ $0.25 \,\mu$ s = 35.18, TBDATAL =  $17.59 \,\mu$ s/ $0.25 \,\mu$ s = 70.36
- P1.0 is set to TBPWM Mode

START		0100h	;Reset address
	LD LD LD	TBDATAL,#(70-2) TBDATAH,#(35-2) TBCON,#00000111b	
	OR •	P1CONL,#00000011b	;Set P1.0 to TBPWM Mode. ;This command generates 38kHz, 1/3 ;duty pulse signal through P1.0.

Figure 77 presents an example waveform that sets Timer B to One Shot Mode, sets the oscillation frequency as the Timer B clock source, and causes TBDATAH and TBDATAL to establish a  $40 \mu$ s-width pulse.



DIXYS Company






Figure 77. Timer B Waveform, Example #3 of 3

To generate the waveform in Figure 77, the following factors form the calculation, which follows.

- Timer B is used in One Shot Mode
- The oscillation frequency is  $4 \text{ MHz} (1 \text{ clock} = 0.25 \mu \text{s})$
- TBDATAH =  $40 \mu s/0.25 \mu s = 160$ , TBDATAL = 1
- P1.0 is set to TBPWM Mode

START		0100h	;Reset address
	•		
	LD	TBDATAH,# (160-2	
	LD		;Set any value except 00H
	LD	TBCON, #0000001b	;Clock Source ← fOSC
			;Disable Timer B interrupt.
			;Select One Shot Mode for Timer B.
			;Stop Timer B operation.
			;Set Timer B output flip-flop (TBOF)
			;High
	OR P20	CONL, #00000011b	;Set P1.0 to TBPWM Mode.
	•		
	•		
Pulse	out: I	D TBCON, #0000010	1b ;Start Timer B operation
			;To make the pulse at this point.
			;After the instruction is executed,
	•		;0.75 µs is required
	•		; before the falling edge of the pulse
	•		;starts.



# Chapter 13. 8-Bit Timer C

This chapter discusses the S3F8S45 MCU's 8-bit Timer C, an 8-bit general-purpose timer/ counter featuring two operating modes, each of can be selected using one of the following two TCCON settings:

- Interval Timer Mode (toggle output at the TCOUT/TCPWM pins), in which only a match interrupt occurs
- PWM Mode (TCOUT/TCPWM pin), in which match and overflow interrupts can occur

Timer C also features the following functional components:

- Clock frequency divider with multiplexer
- 8-bit counter, 8-bit comparator, and 8-bit reference data register (TCDATA)
- PWM or match output (TCOUT/TCPWM)
- Timer C match/overflow interrupt (IRQ2, vector D4h) generation
- Timer C Control (TCCON) Register; Set1, Bank0, ECh, read/write

Figure 78 presents a block diagram of the Timer C function.




Figure 78. Timer C Functional Block Diagram



**Note:** When operating in PWM Mode, the match signal cannot clear the counter.

## 13.1. Timer C Control Register

The Timer C Control (TCCON) Register, shown in Table 68, can be used to perform the following tasks:

- Select the Timer C operating mode ( $f_{XX}/1$  & PWM Mode or  $f_{XX}/64$  & Interval Mode)
- Select the Timer C 3-bits prescaler
- Clear the Timer C counter, TCCNT
- Enable the Timer C match/overflow interrupt
- Start the Timer C

TCCON is located in Set1, Bank0 at address ECh, and is read/write addressable using Register Addressing Mode. At System Reset, TCCON is cleared, thereby disabling Timer C.

To enable the Timer C match/overflow interrupt (IRQ2, vector D4h), write a 1 to TCCON.7 and TCCON.1. To generate the exact time interval, write a 0 to TCCON.3 to clear the counter and the interrupt pending bit. To detect an interrupt pending condition when TCINT is disabled, the application software polls the pending bit, TCCN.0. When a 1 is detected, a Timer C match/overflow interrupt is pending. When IMR.2 = 1 and TCINT is enabled, the IRQ2 and TCCN.0 are cleared when the TCINT subroutine has been serviced. When IMR.2 = 0 and TCINT is enabled, the IRQ2 and TCCN.0.

0	0 R/	0 /W	0	0	0
	R/	/W			
	E	Ch			
Reg	ister Addres	ssing Mode	only		
	Reg	Register Addre	Register Addressing Mode	Register Addressing Mode only	Register Addressing Mode only

#### Table 68. Timer C Control Register (TCCON; Set1, Bank0)



247

Bit	Description
[7]	Timer C Start/Stop Bit
	0: Stop Timer C. 1: Start Timer C.
	1. Start Timer C.
[6:4]	Timer C 3-Bit Prescaler Bits
	000: Not divided.
	001: Divided by 2.
	010: Divided by 3.
	011: Divided by 4.
	100: Divided by 5.
	101: Divided by 6.
	110: Divided by 7.
	111: Divided by 8.
[3]	Timer C Counter Clear Bit*
	0: No effect.
	1: Clear the Timer C counter (when write).
[2]	Timer C Mode Selection Bit
	0: f <sub>XX</sub> /1 and PWM Mode.
	1: f <sub>XX</sub> /64 and Interval Mode.
[1]	Timer C Interrupt Enable Bit
	0: Disable interrupt.
	1: Enable interrupt.
[0]	Timer C Interrupt Pending Bit
	0: No interrupt pending (when read), clear pending bit (when write).
	1: Interrupt is pending (when read).
Note:	*The TCCON.3 value is automatically cleared to 0 after being cleared by the counter.



# Chapter 14. 16-Bit Timer D0/D1

This chapter discusses the S3F8S45 MCU's 16-bit Timer D0/D1, an 8-bit general-purpose timer. Timer D0 features the following three operating modes, each of which can be selected using the appropriate TD0CON setting:

- Interval Timer Mode (toggle output at the TD0OUT pin)
- Capture Input Mode with a rising or falling edge trigger at the TD0CAP pin
- PWM Mode (TD0PWM); the PWM output shares its output port with the TD0OUT pin

Timer D0 also features the following functional components:

- Clock frequency divider ( $f_{XX}$  divided by 1024, 256, 64, 8, 1) with multiplexer
- External clock input pin (TD0CLK)
- A 16-bit counter (TD0CNTH/TD0CNTHL), a 16-bit comparator, and two 16-bit reference data registers (TD0DATAH/TD0DATAL)
- I/O pins for capture input (TD0CAP) or match output (TD0OUT)
- Timer D0 overflow interrupt (IRQ3, vector DAh) and match/capture interrupt generation (IRQ3, vector D8h)
- Timer D0 Control (TD0CON) Register (Page 4, 01h; read/write)

Figure 79 presents a block diagram of the Timer D0 function.






Figure 79. Timer D0 Functional Block Diagram

# 14.1. Timer D0 Control Register

Use the Timer D0 Control (TD0CON) Register, shown in Table 69, to perform the following tasks:

- Select the Timer D0 operating mode (Interval Timer, Capture Mode, or PWM Mode)
- Select the Timer D0 input clock frequency
- Clear the Timer D0 counter, TD0CNTH/TD0CNTL
- Enable the Timer D0 overflow interrupt or Timer D0 match/capture interrupt

TD0CON is located in Page 4 at address 01h, and is read/write addressable using Register Addressing Mode.

A reset clears TD0CON to 00h, thereby setting Timer D0 to normal Interval Timer Mode, and selecting an input clock frequency of  $f_{XX}/1024$ ; all Timer D0 interrupts are disabled.



To disable counter operation, set TD0CON.7–.5 to 111b. Clear the Timer D0 counter at any time during normal operation by writing a 1 to TD0CON.2.

#### Table 69. Timer D0 Control Register (TD0CON; Page 4)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
R/W				R	/W			
Address				0	1h			
Mode			Reg	ister Addre	ssing Mode	only		
Note: R = re	ad only; R/W = r	ead/write.						
Bit	Descriptio	on						
[7:5]	000: f <sub>XX</sub> /10 001: f <sub>XX</sub> /29 010: f <sub>XX</sub> /64 011: f <sub>XX</sub> /8. 100: f <sub>XX</sub> /1. 101: Exter	56. 4. nal clock (T nal clock (T	D0CLK) fa	lling edge.				
[4:3]	00: Interva 01: Captur 10: Captur	re Mode (Ca	00UT). apture on ri apture on fa	ection Bits sing edge, alling edge, interrupt ca	counter rur	•	,	
[2]	0: No effec	<b>Counter C</b> ct. e Timer D0		hen write).				
[1]	<b>Timer D0</b> 0: Disable 1: Enable i	interrupt.	ture Interr	upt Enable	Bit			

1: Enable interrupt.

 [0] Timer D0 Overflow Interrupt Enable Bit
 0: Disable overflow interrupt.
 1: Enable overflow interrupt.

 Note: \*The TD0CON.2 value is automatically cleared to 0 after being cleared by the counter.

The IRQ3-level Timer D0 overflow interrupt (TD0OVF) is at vector address DAh. When a Timer D0 overflow interrupt occurs and is serviced by an interrupt (IRQ3, vector DAh), write a 1 to TD0CON.0. When a Timer D0 overflow interrupt occurs and is serviced by the CPU, the pending condition is cleared automatically by hardware or must be cleared

by software.



To enable the Timer D0 match/capture interrupt (IRQ3, vector D8h), write a 1 to TD0CON.1. To detect a match/capture interrupt pending condition, the application software polls INTPND.3. When a 1 is detected, a Timer D0 match or capture interrupt is pending. When IMR.3 = 1 and TD0INT is enabled, the IRQ3 and INTPND.3 are cleared by hardware when the interrupt request has been serviced.

When IMR.3 = 0 and TD0INT is enabled, the IRQ3 and INTPND.3 are cleared by software by writing a 0 to the Timer D0 match/capture interrupt pending bit, INTPND.3.

## 14.2. Timer D0 Function Description

This section describes the features and functions of the Timer A interrupt.

### 14.3. Timer D0 Interrupts

Timer D0 can generate two interrupts: the Timer D0 overflow interrupt (TD0OVF) and the Timer D0 match/capture interrupt (TD0INT). TD0OVF is associated to interrupt level IRQ3 at vector DAh. TD0INT is also associated to interrupt level IRQ3, but is assigned the separate vector address, D8h.

A Timer D0 overflow interrupt pending condition is automatically cleared by hardware when it has been serviced or should be cleared by software in the interrupt service routine by writing a 0 to the INTPND.2 interrupt pending bit. When IMR.3 = 1 and TD0INT is enabled, the IRQ3 and INTPND.3 are cleared by hardware when the interrupt request has been serviced.


When IMR.3 = 0 and TD0INT is enabled, the IRQ3 and INTPND.3 are cleared by software by writing a 0 to the Timer D0 match/capture interrupt pending bit, INTPND.3

### 14.4. Timer D0 Interval Timer Mode

In Interval Timer Mode, a match signal is generated when the counter value is identical to the value written to the Timer D0 Reference Data Register, TD0DATAH/TD0DATAL. The match signal generates a Timer D0 match interrupt (TD0INT, vector D8h) and clears the counter.

If, for example, you write the value 1087h to TD0DATAH/TD0DATAL, the counter will increment until it reaches 1087h. At this point, the Timer D0 interrupt request is generated, the counter value is reset, and counting resumes. With each match, the level of the signal at the Timer D0 output pin is inverted; see Figure 80.







### 14.5. Timer D0 Pulse Width Modulation Mode

Pulse Width Modulation (PWM) Mode lets you program the width (duration) of the pulse that is output at the TD0PWM pin. As in Interval Timer Mode, a match signal is generated when the counter value is identical to the value written to the Timer D0 Data Register. In PWM Mode, however, the match signal does not clear the counter. Instead, it runs continuously, overflowing at FFFFh, then continues incrementing from 0000h.

Although you can use the match signal to generate a Timer D0 overflow interrupt, interrupts are not typically used in PWM-type applications. Instead, the pulse at the TD0PWM pin is held Low as long as the reference data value is less than or equal to ( $\leq$ ) the counter value; the pulse is then held High for as long as the data value is greater than (>) the counter value. One pulse width is equal to t<sub>CLK</sub> x 65536; see Figure 81.






Figure 81. Simplified Timer D0 Function Diagram: PWM Mode


### 14.6. Timer D0 Capture Mode

In Capture Mode, a signal edge that is detected at the TD0CAP pin opens a gate and loads the current counter value into the Timer D0 Data Register. Rising or falling edges can be selected to trigger this operation.

Timer D0 also provides an capture input source: the signal edge at the TD0CAP pin. Select the capture input by setting the values of the Timer D0 capture input selection bits in the Port 2 Control Register, P2CONL.3–.2 (Set1, Bank1, E7h). When P2CONL.3–.2 is 00, the TD0CAP input is selected.

Both kinds of Timer D0 interrupts can be used in Capture Mode: the Timer D0 overflow interrupt is generated whenever a counter overflow occurs; the Timer D0 match/capture interrupt is generated whenever the counter value is loaded into the Timer D0 Data Register.

By reading the captured data value in TD0DATAH/TD0DATAL, and assuming a specific value for the Timer D0 clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the TD0CAP pin; see Figure 82.








Figure 82. Simplified Timer D0 Function Diagram: Capture Mode



# Chapter 15. 16-Bit Timer D1

The 16-bit Timer D1 is a 16-bit general-purpose timer featuring three operating modes, each of which can be selected using one of the following TD1CON settings:

- Interval Timer Mode (toggle output at the TD1OUT pin)
- Capture Input Mode with a rising or falling edge trigger at the TD1CAP pin
- PWM Mode (TD1PWM); PWM output shares its output port with the TD1OUT pin

Timer D1 also features the following functional components:

- Clock frequency divider ( $f_{XX}$  divided by 1024, 256, 64, 8, 1) with multiplexer
- External clock input pin (TD1CLK)
- A 16-bit counter (TD1CNTH/TD1CNTL), a 16-bit comparator, and two 16-bit reference data registers (TD1DATAH/TD1DATAL)
- I/O pins for capture input (TD1CAP), or match output (TD1OUT)
- Timer D1 overflow interrupt (IRQ3, vector DEh) and match/capture interrupt (IRQ3, vector DCh) generation
- Timer D1 Control (TD1CON) Register (Page 4, OAh; read/write)

Figure 83 presents a block diagram of the Timer D1 function.






Figure 83. Timer D1 Functional Block Diagram

## 15.1. Timer D1 Control Register

Use the Timer D1 Control (TD1CON) Register, shown in Table 70, to perform the following tasks:

- Select the Timer D1 operating mode (Interval Timer, Capture Mode, or PWM Mode)
- Select the Timer D1 input clock frequency
- Clear the Timer D1 counter, TD1CNTH/T D1CNTL
- Enable the Timer D1 overflow interrupt or Timer D1 match/capture interrupt

TD1CON is located in Set1 and Bank1 at address FBh, and is read/write addressable using Register Addressing Mode.



257

A reset clears TD1CON to 00h, thereby setting Timer D1 to normal Interval Timer Mode, selecting an input clock frequency of  $f_{XX}/1024$ , and disabling all Timer D1 interrupts. To disable the counter operation, set TD1CON.7–.5 to 111b. The Timer D1 counter can be cleared at any time during normal operation by writing a 1 to TD1CON.2. The IRQ3-level Timer D1 overflow interrupt (TD1OVF) is at vector address DEh.

Table 70. Timer D1 Control Register (TD1CON; Page 4)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
R/W				R	/W			
Address				0/	۹h			
Mode			Reg	ister Addres	ssing Mode	only		
Note: P = read	only: $P/M = r$	ood/writo						

Note: R = read only; R/W = read/write.

Bit	Description
[7:5]	Timer D1 Input Clock Selection Bits $000: f_{XX}/1024.$ $001: f_{XX}/256.$ $010: f_{XX}/64.$ $011: f_{XX}/8.$ $100: f_{XX}/1.$ $101:$ External clock (TD1CLK) falling edge. $110:$ External clock (TD1CLK) rising edge. $111:$ Counter stop.
[4:3]	<b>Timer D1 Operating Mode Selection Bits</b> 00: Interval Mode (TD1OUT). 01: Capture Mode (Capture on rising edge, counter running, OVF can occur). 10: Capture Mode (Capture on falling edge, counter running, OVF can occur. 11: PWM Mode (OVF and match interrupt can occur).
[2]	<b>Timer D1 Counter Clear Bit*</b> 0: No effect. 1: Clear the Timer D1 counter (when write).
[1]	<b>Timer D1 Match/Capture Interrupt Enable Bit</b> 0: Disable interrupt. 1: Enable interrupt.
[0]	<b>Timer D1 Overflow Interrupt Enable Bit</b> 0: Disable overflow interrupt. 1: Enable overflow interrupt.
Note:	*The TD1CON.2 value is automatically cleared to 0 after being cleared by the counter.

When a Timer D1 overflow interrupt occurs and is serviced interrupt (IRQ3, vector DEh), write a 1 to TD1CON.0. When a Timer D1 overflow interrupt occurs and is serviced by



the CPU, the pending condition is cleared automatically by hardware or must be cleared by software.

To enable the Timer D1 match/capture interrupt (IRQ3, vector DCh), write a 1 to TD1CON.1. To detect a match/capture interrupt pending condition, the application software polls INTPND.3. When a 1 is detected, a Timer D1 match or capture interrupt is pending. When IMR.3 = 1 and TD1INT is enabled, the IRQ3 and INTPND.5 are cleared by hardware when the interrupt request has been serviced.

When IMR.3 = 0 and TD1INT is enabled, the IRQ3 and INTPND.5 are cleared by software by writing a 0 to the Timer D1 match/capture interrupt pending bit, INTPND.5.

## **15.2. Timer D1 Function Description**

This section describes the features and functions of the Timer D1 interrupt.

### 15.3. Timer D1 Interrupts

The Timer D1 can generate two interrupts: the Timer D1 overflow interrupt (TD1OVF), and the Timer D1 match/capture interrupt (TD1INT). TD1OVF is associates to interrupt level IRQ3, vector DEh. TD1INT also associates to interrupt level IRQ3, but is assigned the separate vector address, DCh.

A Timer D1 overflow interrupt pending condition is automatically cleared by hardware when it has been serviced, or should be cleared by software in the interrupt service routine by writing a 0 to the INTPND.4 interrupt pending bit. When IMR.3 = 1 and TD1INT is enabled, the IRQ3 and INTPND.5 are cleared by hardware when the interrupt request has been serviced.


When IMR.3 = 0 and TD1INT is enabled, the IRQ3 and INTPND.5 are cleared by software by writing a 0 to the Timer D1 match/capture interrupt pending bit, INTPND.5.

### 15.4. Timer D1 Interval Timer Mode

In Interval Timer Mode, a match signal is generated when the counter value is identical to the value written to the Timer D1 Reference Data Register, TD1DATAH/TD1DATAL. The match signal generates a Timer D1 match interrupt (TD1INT, vector DCh) and clears the counter.

If, for example, you write the value 1087h to TD1DATAH/TD1DATAL, the counter will increment until it reaches 1087h. At this point, the Timer D1 interrupt request is generated, the counter value is reset, and counting resumes. With each match, the level of the signal at the Timer D1 output pin is inverted; see Figure 84.







### 15.5. Timer D1 Pulse Width Modulation Mode

Pulse Width Modulation (PWM) Mode lets you program the width (duration) of the pulse that is output at the TD1PWM pin. As in Interval Timer Mode, a match signal is generated when the counter value is identical to the value written to the Timer D1 Data Register. In PWM Mode, however, the match signal does not clear the counter. Instead, it runs continuously, overflowing at FFFFh, then continues incrementing from 0000h.

Although you can use the match signal to generate a Timer D1 overflow interrupt, interrupts are not typically used in PWM-type applications. Instead, the pulse at the TD1PWM pin is held Low as long as the reference data value is less than or equal to ( $\leq$ ) the counter value; the pulse is then held High for as long as the data value is greater than (>) the counter value. One pulse width is equal to t<sub>CLK</sub> x 65536; see Figure 85.






Figure 85. Simplified Timer D1 Function Diagram: PWM Mode

### 15.6. Timer D1 Capture Mode

In Capture Mode, a signal edge that is detected at the TD1CAP pin opens a gate and loads the current counter value into the Timer D1 Data Register. Select rising or falling edges to trigger this operation.

Timer D1 also provides a capture input source: the signal edge at the TD1CAP pin. Select the capture input by setting the values of the Timer D1 capture input selection bits in the Port 1 Control Register, P1CONH.3–.2 (Set1, Bank1, E0h). When P1CONH.3–.2 is 00, the TD1CAP input is selected.

Both kinds of Timer D1 interrupts can be used in Capture Mode: the Timer D1 overflow interrupt is generated whenever a counter overflow occurs, and the Timer D1 match/capture interrupt is generated whenever the counter value is loaded into the Timer D1 Data Register.

By reading the captured data value in TD1DATAH/TD1DATAL, and assuming a specific value for the Timer D1 clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the TD1CAP pin; see Figure 86.




Figure 86. Simplified Timer D1 Function Diagram: Capture Mode

**S3F8S45 MCU** 

l O G ddaed in Life

An DXYS Company

261

**Product Specification** 



#### 262

# Chapter 16. Watch Timer

The watch timer functions include programmable periodic interrupts, programmable frequency buzzer output, and a clock source for the LCD controller. The time base input for the Watch Timer can be set to either the main clock divided by 128 or the 32.768kHz subclock.

To begin watch timer operation, set bit 1 of the Watch Timer Control Register, WTCON.1, to 1. To enable the watch timer overflow interrupt (IRQ4, vector E6h), set WTCON.6 to 1. After the watch timer starts and the time selected by WTCON .3–.2 elapses, the watch timer interrupt pending bit (WTCON.0) is automatically set to 1, and interrupt requests continue to occur in 3.91 ms, 0.25 s, 0.5 s, and 1.0 s intervals. The watch timer overflow interrupt pending condition, WTCON.0, must be cleared by software in the application's interrupt service routine by writing a 0 to the WTCON.0 interrupt pending bit.

The watch timer can also generate a programmable frequency for the BUZ output pin for a buzzer function. WTCON.3 and WTCON.2 must be set to 11b by selecting 3.91ms; the output frequency can then be selected from 0.5kHz, 1kHz, 2kHz, or 4kHz with WTCON.4 and .5.

The watch timer supplies the clock frequency for the LCD controller,  $f_{LCD}$ . Therefore, if the watch timer is disabled, the LCD controller does not operate.

The watch timer provides the following features:

- Periodic interrupt generation (3.91 ms, 0.25 s, 0.5 s, or 1.0 s)
- Selectable main clock or subclock for time base
- Provides clock source generation for the LCD controller  $(f_{LCD})$
- I/O pin for buzzer output frequency generator (BUZ)
- Watch timer overflow interrupt (IRQ4, vector E6h) generation
- Watch timer control register, WTCON (Set1, Bank1, E6h, read/write)







Figure 87 presents a block diagram of the Watch Timer circuit.

Figure 87. Watch Timer Circuit Block Diagram

# **16.1. Watch Timer Control Register**

The Watch Timer Control (WTCON) Register, shown in Table 71, is used to select the watch timer interrupt time and buzzer signal to enable or disable the watch timer function. It is located in Set1, Bank1 at address FEh, and is read/write addressable using Register Addressing Mode.





#### Table 71. Watch Timer Control Register (WTCON; Set1, Bank1)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
R/W				R	W			
Address				E	3h			
Mode			Reg	ister Addres	sing Mode	only		
Note: R = rea	ad only; R/W = re	ead/write.						
Bit	Descriptio	n						
[7]	Watch Tim 0: Main sys 1: Subsyste	stem clock	divided by <sup>r</sup>	5 <b>it</b> 128 (f <sub>X</sub> /128)	).			
[6]	Watch Tim 0: Disable 1: Enable v	watch time	r interrupt.	Bit				
[5:4]	Buzzer Sig 00: 0.5kHz 01: 1kHz. 10: 2kHz. 11: 4kHz.		ion Bits					
[3:2]	Watch Tim 00: Set wat 01: Set wat 10: Set wat 11: Set wat	tch timer in tch timer in tch timer in	terrupt to 1 terrupt to 0 terrupt to 0	.0 s. .5s. .25s.				
[1]	Watch Tim 0: Disable 1: Enable v	watch time	; clear freq	uency divid	ing circuits			
[0]	Watch Tim 0: No interr 1: Interrupt	upt pendin	g (when rea	ad), clear pe	ending bit (	when write)		
Note: Watch	timer clock frequ	iency (f <sub>w</sub> ) is	assumed to	he 32 768kl	47			

A reset clears WTCON to 00h, thereby disabling the watch timer. Therefore, to use the watch timer, write the appropriate value to WTCON.



# Chapter 17. LCD Controller/Driver

The S3F8S45 microcontroller can directly drive a 22-segment x 8-common LCD panel up to 176 dots. Its LCD block features the following components:

- LCD controller/driver
- Display RAM (00h-15h) for storing display data in Page 1
- 22 segment output pins (SEG0–SEG21)
- 8 common output pins (COM0–COM7)
- LCD bias by voltage-dividing resistors

The LCD Control (LCON) Register is used to turn the LCD display on and off and to select the frame frequency, LCD duty, and bias. Data written to LCD display RAM can be automatically transferred to the segment signal pins without any program control. When a subsystem clock is selected as the LCD clock source, the LCD display is enabled even in the main clock stop or idle modes.

LCD data stored in display RAM locations are transferred to the segment signal pins automatically without program control.

Figure 88 presents a block diagram of the LCD function.





Figure 88. LCD Function Diagram



Figure 89 presents a diagram of the LCD circuit.





## 17.1. LCD RAM Address Area

RAM addresses of 00h-15h in Page 1 are used as LCD data memory. These locations can be addressed by 1-bit or 8-bit instructions. When the bit value of a display segment is 1, the LCD display is turned on; when the bit value is 0, the display is turned off.

Display RAM data are sent out through the segment pins, SEG0–SEG21, using a direct memory access (DMA) method that is synchronized with the  $f_{LCD}$  signal. RAM addresses

PRELIMINARY

in this location that are not used for LCD display can be allocated to general-purpose use; see Table 72.

СОМ	Bit	SEG0	SEG1	SEG2	SEG3	SEG4	-	SEG20	SEG21
COM0	.0								
COM1	.1	_							
COM2	.2	_							
COM3	.3	- 100b	101h	1026	102h	101h		1116	115h
COM4	.4	– 100h	101h	102h	103h	104h	_	114h	115h
COM5	.5	_							
COM6	.6	_							
COM7	.7	-							

Table 72. LCD Display Data RAM Organization

# 17.2. LCD Control Register


The LCD Control (LCON) Register, shown in Table 73, is located in Set1, Bank1 at address F9h, and is read/write addressable using Register Addressing Mode. This register features the following control functions:

- LCD duty and bias selection
- LCD clock selection
- LCD display control

The LCON Register is used to turn the LCD display on/off, to select duty and bias, to select the LCD clock. A reset clears the LCON Register to 00h, thereby turning off the LCD display, selecting 1/8 duty and 1/4 bias, and selecting 128Hz for the LCD clock.

The LCD clock signal determines the frequency of the COM signal scan of each segment output; also referred to as the *LCD frame frequency*. Because the LCD clock is generated by the watch timer clock ( $f_W$ ), the watch timer should be enabled when the LCD display is turned on.

**Note:** The clock and duty for the LCD controller/driver is automatically initialized by hardware whenever the LCON Register data value is rewritten. Therefore, the LCON Register does not rewrite frequently.





#### Table 73. LCD Control Register (LCON; Set1, Bank1)

Bit	7	6	5	4	3	2	1	0		
Reset	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address				F	9h					
Mode	Register Addressing Mode only									
Note: R = rea	ad only; R/W = r	ead/write.								
Bit	Description									
[7:5]	LCD Clock Selection Bits									
	000: f <sub>W</sub> /2 <sup>8</sup> _(128Hz).									
	$001: f_W/2^7 (256 Hz).$									
	010: $f_W^2/2^6$ (512Hz).									
	011: f <sub>W</sub> /2 <sup>5</sup> (1024 Hz).									
	100: f <sub>W</sub> /2 <sup>4</sup> (2048Hz).									
	101–111: N	lot availabl	e.							
[4:2]	LCD Duty and Bias Selection Bits									
	000: 1/8 duty, 1/4 bias.									
	001: 1/4 duty, 1/3 bias.									
	010: 1/3 duty, 1/3 bias.									
	011: 1/3 duty, 1/2 bias.									
	1xx: 1/2 duty, 1/2 bias.									
[1:0]	LCD Display Control Bits									
	00: Display off.									
	01: All dots off signal.									
	10: All dots on signal.									
	11: Turn display on.									

LCON Register data value is rewritten. As a result, the LCON Register does not rewrite frequently.

# 17.3. LCD Mode Control Register

The LCD Mode Control (LMOD) Register, shown in Table 74, is located in Set1, Bank1 at address FAh, and is read/write addressable using Register Addressing Mode. This register features the following control functions:

- LCD contrast level selection
- LCD contrast controller enable/disable
- LCD dividing resistors selection



269

The LMOD Register is used to select contrast level, to enable or disable the contrast controller, and to select dividing resistors. A reset clears the LMOD Register to 00h, thereby selecting a 1/16 step contrast level and disabling the contrast controller.

Bit	7	6	5	4	3	2	1	0		
Reset	0	0	0	0	_	_	_	0		
R/W	R/W	R/W	R/W	R/W	_	_	_	R/W		
Address				FA	h					
Mode	Register Addressing Mode only									
Note: R = re	ad only; R/W = r	read/write.								
Bit	Description									
[7:4]	LCD Contrast Level Control Bits (16 Steps)									
	0000: 1/16 step (the dimmest level).									
	0001: 2/16 step.									
	0010: 3/16									
	0011: 4/16	•								
	0100: 5/16 step.									
	0101: 6/16 step.									
	0110: 7/16 step.									
	0111: 8/16 step.									
	1000: 9/16									
	1001: 10/16 step.									
	1010: 11/16 step.									
	1011: 12/16 step.									
	1100: 13/16 step.									
	1101: 14/1	6 step.								

- 1110: 15/16 step.
- 1111: 16/16 step (the brightest level).

[3:1]	Reserved
[0]	Enable/Disable LCD Contrast Control Bit
	0: Disable LCD contrast control.
	1: Enable LCD contrast control.
Note:	$V_{LCD} = V_{DD} x (n+17)/32$ with 1/4 bias and $V_{LCD} = V_{DD} x (n+13)/28$ with 1/3 bias, where n = 0–15.





### 17.4. Internal Resistor Bias

Figure 90 shows the internal bias connections.

1/4 bias








1/2 bias

1/4 bias With Contrast Control







### 17.5. Common Signals

The common signal (COM) output pin selection varies according to the selected duty cycle, as follows:

- In 1/8 Duty Mode, COM0–COM7 (SEG0–SEG21) pins are selected
- In 1/4 Duty Mode, COM0–COM3 (SEG0–SEG21) pins are selected
- In 1/3 Duty Mode, COM0–COM2 (SEG0–SEG21) pins are selected
- In 1/2 Duty Mode, COM0–COM1 (SEG0–SEG21) pins are selected

### 17.6. Segment Signals

The 22 LCD segment signal pins are connected to their corresponding display RAM locations at Page 3. The bits of the display RAM are synchronized with the common signal output pins.

When the bit value of a display RAM location is 1, a select signal is sent to the corresponding segment pin. When the display bit is 0, a *no-select signal* is sent to the corresponding segment pin. See Figures 91 and 92.




Figure 91. Select/No-Select Signal in 1/2 Duty, 1/2 Bias Display Mode




Figure 92. Select/No-Select Signal in 1/3 Duty, 1/3 Bias Display Mode

Figures 93 through 97 present waveforms of the LCD signal for differing duty and bias configurations.

**S3F8S45 MCU** 


0 g


n DXYS Company

272

**Product Specification** 









**Note:** In Figure 93,  $V_{LC0} = V_{LC1}$ ,  $V_{LC2}$ .







**Note:** In Figure 94,  $V_{LC0} = V_{LC1}$ .






Figure 95. LCD Signal Waveforms: 1/4 Duty, 1/3 Bias

**Note:** In Figure 95,  $V_{LC0} = V_{LC1}$ .

>






Figure 96. LCD Signal Waveforms: 1/8 Duty, 1/4 Bias, #1 of 2

COM0

COM1

COM2

COM3

COM4 COM5 COM6

СОМ7

S S

SSS

EEEEE

G G G G G 6 7 8 9 10






Figure 97. LCD Signal Waveforms: 1/8 Duty, 1/4 Bias, #2 of 2



# Chapter 18. 10-Bit Analog-to-Digital Converter

The 10-bit A/D converter (ADC) module uses successive approximation logic to convert analog levels entering at one of the eight input channels to equivalent 10-bit digital values. The analog input level must lie between the  $AV_{REF}$  and  $V_{SS}$  values.

The A/D converter features the following components:

- Analog comparator with successive approximation logic
- D/A converter logic (resistor string type)
- ADC Control (ADCON) Register
- Nine multiplexed analog data input pins (AD0–AD8)
- 10-bit A/D conversion data output register (ADDATAH/ADDATAL)
- 9-bit digital input port (alternatively, I/O port)
- AV<sub>REF</sub> and V<sub>SS</sub> pins

### **18.1. Function Description**

To initiate an analog-to-digital conversion procedure, set the ADCEN signal for ADC input enable at Ports 0/1; the pin set with the alternative function can be used for ADC analog input. Next, write the channel selection data in ADCON.4–.7 to select one of the eight analog input pins (AD0–AD8), then set the conversion start or disable bit, ADCON.0. The read/write ADCON Register (see <u>Table 75</u> on page 280) is located in Set1, Bank0 at address D2h. The pins that are not used for ADC can be used for normal I/ O.

During a normal conversion, ADC logic initially sets the successive approximation register to 200h (the approximate halfway point of a 10-bit register). This register is then updated automatically during each conversion step. The successive approximation block performs 10-bit conversions for one input channel at a time. Different channels can be dynamically selected by manipulating the channel selection bit value (ADCON.7–.4) in the ADCON Register. To start the A/D conversion, set the start bit, ADCON.0. When a conversion is completed, ADCON.3, the end-of-conversion (EOC) bit, is automatically set to 1, and the result is dumped into the ADDATAH/ADDATAL registers (see Tables 76 and 77), where it can be read. The A/D converter then enters an idle state. Remember to read the contents of ADDATAH/ADDATAL before another conversion starts; otherwise, the previous result will be overwritten by the next conversion result.





**Note:** Because the A/D converter has no sample-and-hold circuitry, it is very important that fluctuation in the analog level at the AD0–AD8 input pins during a conversion procedure be kept to an absolute minimum. Any change in the input level, perhaps due to noise, will invalidate the result. If the chip enters the STOP or IDLE modes in this conversion process, there will be a leakage current path in the A/D block. Therefore, use the STOP or IDLE modes after ADC operation is finished.

### 18.2. Conversion Timing

The A/D conversion process requires four steps (i.e., 4 clock edges) to convert each bit and 10 clocks to set up an A/D conversion. Therefore, total of 50 clocks are required to complete a 10-bit conversion: When  $f_{XX}/8$  is selected for a conversion clock with an 8MHz  $f_{XX}$  clock frequency, one clock cycle is 1 µs.

Each bit conversion requires 4 clocks; the conversion rate is calculated as follows:

4 clocks/bit x 10 bits + set-up time = 50 clocks

50 clocks x  $1\mu$ s = 50 $\mu$ s at 1MHz

#### 18.3. A/D Converter Control Register

The A/D Converter Control (ADCON) Register, shown in Table 75, is located at address D2h in Set1, Bank0, and provides the following functions:

- Analog input pin selection (ADCON.7-.4)
- End-of-conversion status detection (ADCON.3)
- ADC clock selection (ADCON.2–.1)
- A/D operation start or disable (ADCON.0)

After a reset, the start bit is turned off; only one analog input channel at a time can be selected. Other analog input pins (AD0–AD8) can be selected dynamically by manipulating the ADCON.4–.7 bits; analog input pins that remain unused can be used for normal I/O functions.





#### Table 75. A/D Converter Control Register (ADCON; Set1, Bank0)

Bit	7	6	5	4	3	2	1	0				
Reset	0	0	0	0	0	0	0	0				
R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W				
Address				Dź	2h							
Mode			Reg	ister Addres	sing Mode	e only						
Note: R = re	ad only; R/W = r	ead/write.										
Bit	Descriptio	on										
[7:4]	A/D Input	Pin Select	ion Bits									
	0000: AD0	)_										
	0001: AD1											
	0010: AD2											
	0011: AD3											
	0100: AD4	·.										
	0101: AD5	j.										
	0110: AD6											
	0111: AD7											
	1000: AD8	i.										
	1001–1111	: Reserved	l.									
[3]	End-of-Conversion Bit (Read Only)											
		sion not cor	•	• /								
	1: Convers	sion comple	ete.									
[2:1]	Clock Sou	urce Select	ion Bits									
	00: f <sub>XX</sub> /16.											
	01: f <sub>XX</sub> /8.											
	10: f <sub>XX</sub> /4.											
	11: f <sub>XX</sub> /1.											
[0]	Start or E	nable Bit										
	0: Disable	operation.										
	1: Start op	eration.										



### 18.4. A/D Converter Data Registers

The contents of the A/D Converter Data High and Low Byte (ADDATAH/ADDATAL) registers are shown in Tables 76 and 77.

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
Address				D	0h			
Mode			Reg	ister Addres	ssing Mode	only		

#### Table 76. A/D Converter Data High Byte Register (ADDATAH; Set1, Bank0)

Table 77. A/D Converter Control Register (ADDATAL; Set1, Bank0)

	'	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
Address				D	1h			
Mode			Regi	ister Addres	sing Mode	only		

#### **18.5. Internal Reference Voltage Levels**

In the ADC function block, the analog input voltage level is compared to the reference voltage. This voltage level must remain within the  $V_{SS}$ -to- $AV_{REF}$  range; usually,  $AV_{REF} \leq V_{DD}$ .

Different reference voltage levels are generated internally along the resistor tree during the analog conversion process for each conversion step. The reference voltage level for the first conversion bit is always  $1/2 \text{ AV}_{\text{REF}}$ .



Embedded in Life An DIXYS Company 282




Figure 98 presents a block diagram of the A/D Converter function.

Figure 98. A/D Converter Functional Block Diagram






Figure 99 presents a diagram of the recommended A/D Converter circuit.

Figure 99. Recommended A/D Converter Circuit for Highest Absolute Accuracy



### Chapter 19. Serial I/O Interface

The serial I/O (SIO) module can interface with various types of external devices that require serial data transfers. The components of each SIO function block are:

- 8-bit control register (SIOCON)
- Clock selector logic
- 8-bit data buffer (SIODATA)
- 8-bit prescaler (SIOPS)
- 3-bit serial clock counter
- Serial data I/O pins (SI, SO)
- Serial clock input/output pins (SCK)

The SIO module can transmit or receive 8-bit serial data at a frequency determined by its corresponding control register settings. To ensure flexible data transmission rates, you can select an internal or external clock source.

### **19.1. Programming Procedure**

To program the SIO modules, observe the following basic steps:

- 1. Configure the I/O pins at port (SO, SCK, SI) by loading the appropriate value to the P4CONL Register, if necessary.
- 2. Load an 8-bit value to the SIOCON Control Register to properly configure the serial I/O module. In this operation, SIOCON.2 must be set to 1 to enable the data shifter.
- 3. For interrupt generation, set the serial I/O interrupt enable bit (SIOCON.1) to 1.
- 4. When transmitting data to the serial buffer, write data to SIODATA and set SIOCON.3 to 1; the shift operation starts.
- 5. When the shift operation (transmit/receive) is completed, the SIO pending bit (SIO-CON.0) is set to 1 and an SIO interrupt request is generated.

### **19.2. SIO Control Register**

The control register for the serial I/O interface module, SIOCON, shown in Table 78, is located at E7h in Set1, Bank0. This register provides the following control settings for the SIO module:



285

- Clock source selection (internal or external) for shift clock
- Interrupt enable
- Edge selection for shift operation
- Clear 3-bit counter and start shift operation
- Shift operation (transmit) enable
- Mode selection (transmit/receive or receive-only)
- Data direction selection (MSB-first or LSB-first)

#### Table 78. SIO Control Register (SIOCON; Set1, Bank0)

Bit	7	6	5	4	3	2	1	0			
Reset	0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address				E	7h						
Mode			Reg	ister Addre	ssing Mode	only					
Note: R = re	ad only; R/W = r	ead/write.									
Bit	Descriptio	on									
[7]	0: Internal	IO Shift Clock Selection Bit : Internal clock (P.S clock). : External clock (SCK).									
[6]	0: MSB-Fii	Data Direction Control Bit 0: MSB-First Mode. 1: LSB-First Mode.									
[5]	0: Receive	Selection -Only Mode t/Receive N	ə.								
[4]	0: Tx at fal	k Edge Sel ling edges; ing edges,	Rx at rising								
[3]	0: No actio	<b>ter Clear a</b> on. bit counter									
[2]	0: Disable	<b>Operation</b> shifter and shifter and	clock coun	ter.							



286

Bit	Description (Continued)
[1]	SIO Interrupt Enable Bit 0: Disable SIO interrupt. 1: Enable SIO interrupt.
[0]	SIO Interrupt Pending Bit 0: No interrupt is pending when read; clear pending condition when write. 1: Interrupt is pending.

A reset clears the SIOCON value to 00h, thereby configuring the corresponding module with an internal clock source at the SCK, selecting a receive-only operating mode, and clearing the 3-bit counter. The data shift operation and the interrupt are disabled. The selected data direction is MSB-first.

### **19.3. SIO Prescaler Register**

The control register for the serial I/O interface module, SIOPS, is located at E9h in Set1, Bank0. The value stored in this SIOPS Register lets you determine the SIO clock rate (baud rate) as follows:

Baud rate = Input clock ( $f_{XX}/4$ )/(Prescaler value + 1), or SCK input clock, in which the input clock is  $f_{XX}/4$ 

The contents of the SIO Prescaler (SIOPS) Register are shown in Table 79.

Bit	7	6	5	4	3	2	1	0				
Reset	0	0	0	0	0	0	0	0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Address		E9h										
Mode		Register Addressing Mode only										
Note: R = re	ad only; R/W = r	ead/write.										
Bit	Descriptio	on										
[7:0]		SIO Prescaler Configuration Bits Baud rate = $(f_{XX}/4)/(SIOPS+1)$ .										

Table 79.	SIO	Prescaler	Register	(SIOPS;	Set1, Bank0)
-----------	-----	-----------	----------	---------	--------------



Figure 100 presents a block diagram of the SIO function.





Figure 100. SIO Functional Block Diagram

### 19.4. SIO Serial Timing

Figure 101 presents a timing diagrams for Transmit/Receive Mode operation at the falling edge.









#### Figure 101. Serial I/O Timing in Transmit/Receive Mode (T<sub>X</sub> at Falling Edge; SIOCON.4 = 0)

Figure 102 presents a timing diagrams for Transmit/Receive Mode operation at the falling edge.







### Chapter 20. UART0

The UART0 block features a full-duplex serial port with the following four programmable operating modes – one synchronous mode and three Universal Asynchronous Receiver/ Transmitter (UART) modes:

- Serial I/O with baud rate of  $f_U/(16 \times (BRDATA0+1))$
- 8-bit UART Mode; variable baud rate
- 9-bit UART Mode;  $f_U/16$
- 9-bit UART Mode, variable baud rate

The UART0 receive and transmit buffers are both accessed via the UDATA0 Data Register, and are located in Set1, Bank0 at address F0h. Writing to the UART data register loads the transmit buffer; reading the UART0 data register accesses a physically separate receive buffer.


When accessing a receive data buffer (i.e., the shift register), reception of the next byte can begin before the previously received byte has been read from the receive register. However, if the first byte has not been read by the time the next byte has been completely received, one of the bytes will be lost.

In all operating modes, transmission begins when any instruction (usually a write operation) uses the UDATA0 Register as its destination address. In Mode 0, serial data reception starts when the receive interrupt pending bit (UART0CONH.0) is 0 and the receive enable bit (UART0CONH.4) is 1. In modes 1, 2, and 3, reception starts whenever an incoming start bit (0) is received and the receive enable bit (UART0CONH.4) is set to 1.

### 20.1. Programming Procedure

To program the UART0 modules, observe the following basic steps:

- 1. Configure P3.1 and P3.2 to alternative function (RxD0 (P3.1), TxD0 (P3.2)) for the UART0 module by setting the P3CONL Register to the appropriate value.
- 2. Load an 8-bit value to the UART0CONH/UART0CONL control registers to properly configure the UART0 I/O module.
- 3. For interrupt generation, set the UART0 I/O interrupt enable bit (UART0CONH.1 or UART0CONL.1) to 1.
- 4. When you transmit data to the UART0 buffer, the data is written to UDATA0, and the shift operation starts.





5. When the shift operation (receive/transmit) is completed, the UART0 pending bit (UART0CONH.0 or UART0CONL.0) is set to 1 and a UART0 interrupt request is generated.

### 20.2. UART0 High-Byte Control Register

The high-byte control register for UART0 is called UART0CONH, and is shown in Table 80. The UART0CONH Register is located at Set1, Bank0 at address EEh, and provides the following control functions:

- Operating mode and baud rate selection
- Multiprocessor communication and interrupt control
- Serial receive enable/disable control
- 9th data bit location for transmit and receive operations (modes 2 and 3 only)
- UART0 receive interrupt control

A reset clears the UART0CONH value to 00h. Therefore, to use the UART0 module, write the appropriate value to UART0CONH.

#### Table 80. UART0 Control High Byte Register (UART0CONH; Set1, Bank0)

Bit	7	6	5	4	3	2	1	0	
Reset	0	0	0	0	0	0	0	0	
R/W				R	W/W				
Address				E	Eh				
Mode	Register Addressing Mode only								
Note: R = rea	ad only; R/W = r	ead/write.							
Bit	Descriptio	on							
[7:6]	UART0 M	ode Selecti	on Bits <sup>1</sup>						
MS1:MS0	00: Mode (	): Shift Reg	ister (f <sub>U</sub> /(16	S x (BRDAT	A0 + 1))).				
	01: Mode	1: 8-bit UAF	RT (f <sub>U</sub> /(16 x	(BRDATA0	+ 1))).				

Notes:

1. The descriptions for the 8-bit and 9-bit UART modes do not include start and stop bits for the serial data receive and transmit operations.

In modes 2 and 3, if the MCE bit is set to 1, then the receive interrupt will not be activated if the received 9th data bit is 0. In mode 1, if MCE = 1, then the receive interrupt will not be activated if a valid stop bit was not received. In Mode 0, the MCE bit should be 0.

10: Mode 2: 9-bit UART (f<sub>LI</sub>/16).

11: Mode 3: 9-bit UART (f<sub>U</sub>/(16 x (BRDATA0 + 1))).

<sup>3.</sup> If UART0CONL.7 = 1, this bit is a *don't care*.



Bit	Description (Continued)
[5]	Multiprocessor Communication Enable Bit (modes 2 and 3 only) <sup>2</sup> 0: Disable. 1: Enable.
[4]	<b>Serial Data Receive Enable Bit</b> 0: Disable. 1: Enable.
[3]	<b>TB8 (only when UART0CONL.7 = 0)<sup>3</sup></b> Location of the 9th data bit to be transmitted in UART0 Mode 2 or 3 (i.e., 0 or 1).
[2]	<b>RB8 (only when UART0CONL.7 = 0)<sup>3</sup></b> Location of the 9th data bit to be received in UART0 Mode 2 or 3 (i.e., 0 or 1).
[1]	<b>UART0 Receive Interrupt Enable Bit</b> 0: Disable Rx interrupt. 1: Enable Rx interrupt.
[0]	<b>UART0 Receive Interrupt Pending Bit</b> 0: No interrupt pending (when read); clear pending bit (when write). 1: Interrupt is pending (when read).
	lescriptions for the 8-bit and 9-bit UART modes do not include start and stop bits for the serial data receive ransmit operations.

In modes 2 and 3, if the MCE bit is set to 1, then the receive interrupt will not be activated if the received 9th data bit is 0. In mode 1, if MCE = 1, then the receive interrupt will not be activated if a valid stop bit was not received. In Mode 0, the MCE bit should be 0.

3. If UART0CONL.7 = 1, this bit is a *don't care*.

### 20.3. UART0 Low-Byte Control Register

The low-byte control register for UART0 is called UART0CONL, and is shown in Table 81. The UART0CONL Register is located at Set1, Bank0 at address EFh, and provides the following control functions:

- UART0 transmit and receive parity-bit selection
- UART0 clock selection
- UART0 transmit interrupt control

A reset clears the UART0CONL value to 00h. Therefore, to use UART0 module, write the appropriate value to UART0CONL.





#### Table 81. UART0 Control Low Byte Register (UART0CONL; Set1, Bank0)

Bit	7	6	5	4	3	2	1	0	
Reset	0	0	0	0	0	0	0	0	
R/W				R	/W				
Address				E	Fh				
Mode			Reg	ister Addres	ssing Mode	only			
Note: R = rea	ad only; R/W = re	ead/write.							
Bit	Descriptio	n							
[7]	UART0 Tra 0: Disable   1: Enable p	parity bit au	itogeneratio	on.	nable Bit (	modes 2 a	nd 3 only)		
[6]	UART0 Tra 0: Even par 1: Odd pari	rity bit.	ity Selection	on Bit (mo	des 2 and 3	3 only)*			
[5]	UART0 Receive Parity Selection Bit (modes 2 and 3 only)* 0: Even parity bit check. 1: Odd parity bit check.								
[4]	<b>UART0 Re</b> 0: No parity 1: Parity bit	/ bit error.	ty Error St	atus Bit (m	odes 2 an	d 3 only)*			
[3:2]	UARTO Clo 00: f <sub>XX</sub> /8. 01: f <sub>XX</sub> /4. 10: f <sub>XX</sub> /2. 11: f <sub>XX</sub> /1.	ock Select	ion Bits						
[1]	UART0 Tra 0: Disable 1: Enable T	Tx interrupt		ble Bit					
[0]	UART0 Tra 0: No interr 1: Interrupt	upt pendin	g (when rea	ad); clear p	ending bit (	when write)			
Note: *If UAF	RT0CONL.7 = 0,	this bit is a	don't care.						

### 20.4. UART0 Interrupt Pending bits

In Mode 0, the receive interrupt pending bit UART0CONH.0 is set to 1 when the 8th receive data bit has been shifted. In mode 1, the UART0CONH.0 bit is set to 1 at the half-way point of the stop bit's shift time. In modes 2 or 3, the UART0CONH.0 bit is set to 1 at the halfway point of the RB8 bit's shift time. When the CPU has acknowledged the



receive interrupt pending condition, the UART0CONH.0 bit must then be cleared by software in the interrupt service routine.

In Mode 0, the transmit interrupt pending bit UART0CONL.0 is set to 1 when the 8th transmit data bit has been shifted. In modes 1, 2, or 3, the UART0CONL.0 bit is set at the start of the stop bit. When the CPU has acknowledged the transmit interrupt pending condition, the UART0CONL.0 bit must then be cleared by software in the interrupt service routine.

### 20.5. UART0 Data Register

The UART0 Data (UDATA0) Register is shown in Table 82.

Bit	7	6	5	4	3	2	1	0			
Reset	0	0	0	0	0	0	0	0			
R/W				R	W						
Address	F0h										
Mode	Register Addressing Mode only										
Note: R = re	ad only; R/W = r	ead/write.									
Bit	Descriptio	n									
[7:0]	UART0 Da	ta Registe	r Configura	ation Bits							
	Transmit o	r Receive d	lata.								

#### Table 82. UART0 Data Register (UDATA0; Set1, Bank0)

### 20.6. UARTO Baud Rate Data Register

The value stored in the UARTO Baud Rate Data (BRDATA0) Register, shown in Table 83, lets you determine the UARTO clock (baud) rate.

#### Table 83. UART0 Baud Rate Data Register (BRDATA0; Set1, Bank0)

Bit	7	6	5	4	3	2	1	0		
Reset	0	0	0	0	0	0	0	0		
R/W	R/W									
Address	F1h									
lode			Reg	ister Addres	ssing Mode	only				
	Register Addressing Mode only           d only; R/W = read/write.									

Bit	Description
[7:0]	UART0 Data Register Configuration Bits Transmit or Receive data.



### 20.7. UART0 Baud Rate Calculations

Baud rate calculations for UART0 modes 0 to 3 are described in this section.

### 20.8. Mode 0 Baud Rate Calculation

In Mode 0, the baud rate is determined by the UARTO Baud Rate Data (BRDATA0) Register, which is located at Set1, Bank0 at address F1h. The calculation for this baud rate is:

Mode 0 baud rate =  $f_U/(16 \times (BRDATA0 + 1))$ 

### 20.9. Mode 2 Baud Rate Calculation

The baud rate in Mode 2 is fixed at the  $f_U$  clock frequency divided by 16, as follows: Mode 2 baud rate =  $f_U/16$ 

### 20.10. Modes 1 and 3 Baud Rate Calculation

In modes 1 and 3, the baud rate is determined by the UARTO Baud Rate Data (BRDATA0) Register, which is located at Set1, Bank0 at address F1h. The calculation for this baud rate is:

Mode 1 and 3 baud rate =  $f_U/(16 \times (BRDATA0 + 1))$ 

Table 84 presents a matrix of commonly used baud rates generated by BRDATA0.

Zilog Embedded in Life An DXYS Company

295

			BRDATA0		
Mode	Baud Rate	UART Clock (f <sub>U</sub> )	Decimal	Hexadecimal	
Mode 2	0.5 MHz	8MHz	Х	х	
Mode 0 Mode 1 Mode 3	230,400Hz	11.0592MHz	02	02h	
	115,200Hz	11.0592 MHz	05	05h	
	57,600Hz	11.0592MHz	11	0Bh	
	38,400Hz	11.0592MHz	17	11h	
	19,200Hz	11.0592MHz	35	23h	
	9,600Hz	11.0592MHz	71	47h	
	4,800Hz	11.0592MHz	143	8Fh	
	62,500Hz	10MHz	09	09h	
	9,615Hz	10MHz	64	40h	
	38,461 Hz	8MHz	12	0Ch	
	12,500Hz	8MHz	39	27h	
	19,230Hz	4MHz	12	0Ch	
	9,615Hz	4MHz	25	19h	

#### Table 84. Commonly Used Baud Rates Generated by BRDATA0

Figure 103 presents a block diagram of the UART0 function.








Figure 103. UART0 Functional Block Diagram

### 20.11. UART0 Mode 0 Function Description

In Mode 0, UART0 is input and output through the RxD0 (P3.1) pin, and the TxD0 (P3.2) pin outputs the shift clock. Data is transmitted or received in 8-bit units only. The LSB of the 8-bit value is transmitted (or received) first.



#### 20.12. Mode 0 Transmit Procedure

Observe the following procedure to write transmission data via UART0 in Mode 0.

- 1. Select the UART0 clock, UART0CONL.3 and .2.
- 2. Clear the UART0 transmit parity-bit autogeneration enable bit, UART0CONL.7.
- 3. Select Mode 0 by setting UART0CONH.7 and .6 to 00b.
- 4. Write the transmission data to the UDATA0 Shift Register (F0h, Set1, Bank0) to start the transmission operation.

#### 20.13. Mode 0 Receive Procedure

Observe the following procedure to read receive data via UART0 in Mode 0.

- 1. Select the UART0 clock, UART0CONL.3 and .2.
- 2. Clear the UART0 transmit parity-bit autogeneration enable bit, UART0CONL.7.
- 3. Select Mode 0 by setting UART0CONH.7 and .6 to 00b.
- 4. Clear the receive interrupt pending bit, UART0CONH.0, by writing a 0 to UART0CONH.0.
- 5. Set the UART0 receive enable bit, UART0CONH.4, to 1.
- 6. The shift clock will now be output to the TxD0 (P3.2) pin and will read the data at the RxD0 (P3.1) pin. A UART0 receive interrupt occurs when UART0CONH.1 is set to 1.

Figure 104 shows the timing of the Serial Port Mode 0 operation.



298

Write to Shift Register (UDATA0) Transmit D7 D2 D3 D4 D5 D6

TIP				
	Clear RIP and set RE			
RIP				
RE				
Shift				
RxD0 (Data In)-		2 D3 D4	D5 D6	D7
TxD0 (Shift Clo	ck)1 2 3	4 5	6 7	8

Figure 104. UART0 Serial Port Mode 0 Timing

### 20.14. Serial Port Mode 2 Function Description

In Mode 2, 11 bits are transmitted through the TxD0 (P3.2) pin or received through the RxD0 (P3.1) pin. Each data frame has the following four components:

- Start bit (0)
- 8 data bits (LSB first)
- Programmable 9th data bit
- Stop bit (1) •

The 9th data bit to be transmitted can be assigned a value of 0 or 1 by writing the TB8 bit, UART0CONH.3. When receiving, the 9th data bit that is received is written to the RB8

Shift

RxD0 (Data Out)

TxD0 (Shift Clock)

D0

D1





bit, UART0CONH.2, while the stop bit is ignored. The baud rate for mode 2 is  $f_{\rm U}/16$  clock frequency.

#### 20.15. Mode 2 Transmit Procedure

Observe the following procedure to write transmission data via UART0 in Mode 2.

- 1. Select the UART0 clock, UART0CONL.3 and .2.
- 2. Select the UART0 transmit parity-bit autogeneration enable or disable (UART0CONL.7).
- 3. Select Mode 2 (9-bit UART) by setting UART0CONH bits 7 and 6 to 10b. Additionally, select the 9th data bit to be transmitted by writing TB8 to 0 or 1.
- 4. Write the transmission data to the UDATA0 Shift Register (F0h, Set1, Bank0) to start the transmit operation.

#### 20.16. Mode 2 Receive Procedure

Observe the following procedure to read receive data via UART0 in Mode 2.

- 1. Select the UART0 clock, UART0CONL.3 and .2.
- 2. Select the UART0 transmit parity-bit autogeneration enable or disable (UART0CONL.7).
- 3. Select Mode 2 and set the receive enable bit (RE) in the UART0CONH Register to 1.
- 4. The receive operation starts when the signal at the RxD0 (P3.1) pin goes Low.

Figure 105 shows the timing of the Serial Port Mode 2 operation.

#### Тx Clock Write to Shift Register (UDATA0) Shift Transmit TxD0 Stop Bit D0 D1 D2 D3 D4 D5 D6 D7 TB8 Start Bit TIP Rx Clock RxD0 D0 D1 D2 D3 D4 D5 D6 D7 RB8 Stop Start Bit Bit Bit Detect Sample Time Receive Shift RIP

Figure 105. UART0 Serial Port Mode 2 Timing

### 20.17. Serial Port Mode 3 Function Description

In Mode 3, 11 bits are transmitted through the TxD0 (P3.2) pin or received through the RxD0 (P3.1) pin. Mode 3 is identical to Mode 2 except for baud rate, which is variable.

Each data frame has four components:

- Start bit (0)
- 8 data bits (LSB first)
- Programmable 9th data bit
- Stop bit (1)

#### 20.18. Mode 3 Transmit Procedure

Observe the following procedure to write transmission data via UART0 in Mode 3.

- 1. Select the UART0 clock, UART0CONL.3 and .2.
- 2. Select the UART0 transmit parity-bit autogeneration enable or disable (UART0CONL.7).

0 g

n IXYS Company





- 3. Select Mode 3 operation (9-bit UART) by setting UART0CONH bits 7 and 6 to 11b. Additionally, select the 9th data bit to be transmitted by writing UART0CONH.3 (TB8) to 0 or 1.
- 4. Write transmission data to the UDATA0 Shift Register (F0h, Set1, Bank0), to start the transmit operation.

#### 20.19. Mode 3 Receive Procedure

Observe the following procedure to read receive data via UART0 in Mode 3.

- 1. Select the UART0 clock, UART0CONL.3 and .2.
- 2. Select the UART0 transmit parity-bit autogeneration enable or disable (UART0CONL.7).
- 3. Select Mode 3 and set the Receive Enable (RE) bit in the UART0CONH Register to 1.
- 4. The receive operation will be started when the signal at the RxD0 (P3.1) pin goes Low.

Figure 106 shows the timing of the Serial Port Mode 3 operation.

Write to Shift Register (UDATA0)	
	uit
D0 Start Bit D0 D1 D2 D3 D4 D5 D6 D7 TB8 Stop Bit	Transmit
	-
D0 Start Bit D0 D1 D2 D3 D4 D5 D6 D7 RB8 Stop Bit	
	Receive

Figure 106. UART0 Serial Port Mode 3 Timing





# 20.20. Serial Communication for Multiprocessor Configurations

The S3F8 Series multiprocessor communication features lets a *master* S3F8S45 MCU send a multiple-frame serial message to a *slave* device in a multi- S3F8S45 configuration without interrupting other slave devices that may be on the same serial line.

This feature can be used only in UART modes 2 or 3. In these two modes, 9 data bits are received. The 9th bit value is written to RB8 (UART0CONH.2). The data receive operation is concluded with a stop bit. You can program this function so that when the stop bit is received, the serial interrupt will be generated only if RB8 = 1.

To enable this feature, set the MCE bit in the UART0CONH Register. When the MCE bit is 1, serial data frames that are received with the 9th bit = 0 do not generate an interrupt. In this case, the 9th bit simply separates the address from the serial data.

#### 20.21. Sample Protocol for Master/Slave Interaction

When the master device wants to transmit a block of data to one of several slaves on a serial line, it first sends out an address byte to identify the target slave. Note that in this case, an address byte differs from a data byte; in an address byte, the 9th bit is 1, and in a data byte, it is 0.

The address byte interrupts all slaves so that each slave can examine the received byte and see if it is being addressed. The addressed slave then clears its MCE bit and prepares to receive incoming data bytes.

The MCE bits of slaves that were not addressed remain set, and they continue operating normally while ignoring the incoming data bytes.

While the MCE bit setting has no effect in Mode 0, it can be used in Mode 1 to check the validity of the stop bit. For Mode 1 reception, if MCE is 1, the receive interrupt will be issue unless a valid stop bit is received.

## 20.22. Setup Procedure for Multiprocessor Communications

Observe the following steps to configure multiprocessor communications.


- 1. Set all S3F8S45 devices (masters and slaves) to UART0 Mode 2 or 3.
- 2. Write the MCE bit of all the slave devices to 1.
- 3. The master device's transmission protocol is:
  - First byte: the address identifying the target slave device (9th bit = 1)





- Next bytes: data (9th bit = 0)
- 4. When the target slave receives the first byte, all of the slaves are interrupted because the 9th data bit is 1. The targeted slave compares the address byte to its own address and then clears its MCE bit to receive incoming data. The other slaves continue operating normally.

Figure 107 shows an example of multiprocessor serial data communications.



Full-Duplex Multi-S3F8S45 Interconnect

#### Figure 107. UART0 Multiprocessor Serial Data Communications Example



### Chapter 21. UART1

The UART1 block features a full-duplex serial port with the following four programmable operating modes – one synchronous mode and three Universal Asynchronous Receiver/ Transmitter (UART) modes:

- Serial I/O with baud rate of  $f_U/(16 \times (BRDATA1+1))$
- 8-bit UART Mode; variable baud rate
- 9-bit UART Mode;  $f_U/16$
- 9-bit UART Mode, variable baud rate

The UART1 receive and transmit buffers are both accessed via the UDATA1 Data Register, and are located in Set1, Bank0 at address F4h. Writing to the UART1 Data Register loads the transmit buffer; reading the UART1 Data Register accesses a physically separate receive buffer.


When accessing a receive data buffer (i.e., the shift register), reception of the next byte can begin before the previously received byte has been read from the receive register. However, if the first byte has not been read by the time the next byte has been completely received, one of the bytes will be lost.

In all operating modes, transmission is started when any instruction (usually a write operation) uses the UDATA1 Register as its destination address. In Mode 0, serial data reception starts when the receive interrupt pending bit (UART1CONH.0) is 0 and the receive enable bit (UART1CONH.4) is 1. In modes 1, 2, and 3, reception starts whenever an incoming start bit (0) is received and the receive enable bit (UART1CONH.4) is set to 1.

### 21.1. Programming Procedure

To program the UART1 modules, observe the following basic steps.

- 1. Configure P1.2 and P1.3 to alternative function (RxD1 (P1.2), TxD1 (P1.3)) for the UART1 module by setting the P3CONH Register to an appropriate value.
- 2. Load an 8-bit value to the UART1CONH/UART1CONL control registers to properly configure the UART1 I/O module.
- 3. For interrupt generation, set the UART1 I/O interrupt enable bit (UART1CONH.1 or UART1CONL.1) to 1.
- 4. When transmitting data to the UART1 buffer, write the data to UDATA1; the shift operation starts.





5. When the shift operation (receive/transmit) is completed, the UART1 pending bit (UART1CONH.0 or UART1CONL.0) is set to 1 and an UART1 interrupt request is generated.

### 21.2. UART1 High-Byte Control Register

The control register for UART1 is called UART1CONH, and is shown in Table 85. The UART1CONH Register is located in Set1, Bank0 at address F2h, and provides the following control functions:

- Operating mode and baud rate selection
- Multiprocessor communication and interrupt control
- Serial receive enable/disable control
- 9th data bit location for transmit and receive operations (modes 2 and 3 only)
- UART1 receive interrupt control

A reset clears the UART1CONH value to 00h. Therefore, to use the UART1 module, write the appropriate value to UART1CONH.

#### Table 85. UART1 Control High Byte Register (UART1CONH; Set1, Bank0)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
R/W	R/W							
Address	F2h							
Mode	Register Addressing Mode only							
Note: R = rea	ad only; R/W = re	ead/write.						
Bit	Description							
[7:6]	UART1 Mode Selection Bits <sup>1</sup>							
	00: Mode 0: Shift Register (f <sub>U</sub> /(16 x (BRDATA1 + 1))).							
	01: Mode 1: 8-bit UART (f <sub>U</sub> /(16 x (BRDATA1 + 1))).							
	10: Mode 2: 9-bit UART (f <sub>U</sub> /16).							
	11: Mode 3: 9-bit UART (f <sub>U</sub> /(16 x (BRDATA1 + 1))).							
[5]	Multiprocessor Communication Enable Bit (modes 2 and 3 only) <sup>2</sup>							
	0: Disable.							
	1: Enable.							
[4]	Serial Data	a Receive	Enable Bit					
	0: Disable.							
	1: Enable.							



306

Bit	Description (Continued)
[3]	<b>TB8 (only when UART1CONL.7 = 0)<sup>3</sup></b> Location of the 9th data bit to be transmitted in UART1 Mode 2 or 3 (i.e., 0 or 1).
[2]	<b>RB8 (only when UART1CONL.7 = 0)<sup>3</sup></b> Location of the 9th data bit to be received in UART1 Mode 2 or 3 (i.e., 0 or 1).
[1]	<b>UART1 Receive Interrupt Enable Bit</b> 0: Disable Rx interrupt. 1: Enable Rx interrupt.
[0]	<b>UART1 Receive Interrupt Pending Bit</b> 0: No interrupt pending (when read); clear pending bit (when write). 1: Interrupt is pending (when read).

#### Notes:


- 1. The descriptions for the 8-bit and 9-bit UART modes do not include start and stop bits for the serial data receive and transmit operations.
- In modes 2 and 3, if the MCE bit is set to 1, then the receive interrupt will not be activated if the received 9th data bit is 0. In mode 1, if MCE = 1, then the receive interrupt will not be activated if a valid stop bit was not received. In Mode 0, the MCE bit should be 0.
- 3. If UART1CONL.7 = 1, this bit is a *don't care*.

## 21.3. UART1 Low-Byte Control Register

The control register for the UART1 is called UART1CONL, shown in Table 86. The UART1CONL Register is located in Set1, Bank0 at address F3h, and provides the following control functions:

- UART1 transmit and receive parity-bit selection
- UART1 clock selection
- UART1 transmit interrupt control

A reset clears the UART1CONL value to 00h. Therefore, to use the UART1 module, write the appropriate value to UART1CONL.





307

#### Table 86. UART1 Control Low Byte Register (UART1CONL; Set1, Bank0)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
R/W				R	W			
Address				F	3h			
Mode			Reg	ister Addres	ssing Mode	only		
Note: R = rea	ad only; R/W = re	ead/write.						
Bit	Descriptio	n						
[7]	<b>UART1 Tra</b> 0: Disable 1: Enable p	parity bit au	itogeneratio	on.	nable Bit (	modes 2 ai	nd 3 only)	
[6]	<b>UART1 Tra</b> 0: Even pa 1: Odd par	rity bit.	ity Selecti	on Bit (mo	des 2 and 3	3 only)*		
[5]	UART1 Receive Parity Selection Bit (modes 2 and 3 only)* 0: Even parity bit check. 1: Odd parity bit check.							
[4]	<b>UART1 Re</b> 0: No parity 1: Parity bi	/ bit error.	ty Error St	atus Bit (m	odes 2 an	d 3 only)*		
[3:2]	UART1 Clo 00: f <sub>XX</sub> /8. 01: f <sub>XX</sub> /4. 10: f <sub>XX</sub> /2. 11: f <sub>XX</sub> /1.	ock Selecti	ion Bits					
[1]	UART1 Tra 0: Disable 1: Enable T	Tx interrupt		ble Bit				
[0]	UART1 Tra 0: No interr 1: Interrupt	upt pendin	g (when rea	ad); clear pe	ending bit (	when write)		
Note: *If UAF	RT1CONL.7 = 0,	this bit is a	don't care.					

## 21.4. UART1 Interrupt Pending Bits

In Mode 0, the receive interrupt pending bit, UART0CONH.0, is set to 1 when the 8th receive data bit has been shifted. In Mode 1, the UART0CONH.0 bit is set to 1 at the half-way point of the stop bit's shift time. In modes 2 or 3, the UART0CONH.0 bit is set to 1 at the halfway point of the RB8 bit's shift time. When the CPU has acknowledged the



ddad in Life

DXYS Company



receive interrupt pending condition, the UART0CONH.0 bit must then be cleared by software in the interrupt service routine.

In Mode 0, the transmit interrupt pending bit, UART1CONL.0, is set to 1 when the 8th transmit data bit has been shifted. In modes 1, 2, or 3, the UART1CONL.0 bit is set at the start of the stop bit. When the CPU has acknowledged the transmit interrupt pending condition, the UART1CONL.0 bit must then be cleared by software in the interrupt service routine.

## 21.5. UART1 Data Register

The UART1 Data (UDATA1) Register is shown in Table 87.

Dit	7	c	E	4	3	2	4	•	
Bit	1	6	5	4	3	2	1	0	
Reset	0	0	0	0	0	0	0	0	
R/W		R/W							
Address		F4h							
Mode	Register Addressing Mode only								
Note: R = re	ad only; R/W = re	ead/write.							
Bit	Description								
[7:0]	UART1 Data Register Configuration Bits								
		r Receive d	-						

### Table 87. UART1 Data Register (UDATA1; Set1, Bank0)

## 21.6. UART1 Baud Rate Data Register

The value stored in the UART1 Baud Rate Data (BRDATA1) Register, shown in Table 88, lets you determine the UART1 clock (baud) rate.

### Table 88. UART1 Baud Rate Data Register (BRDATA1; Set1, Bank0)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
R/W	R/W							
Address	F5h							
Mode	Register Addressing Mode only							
Note: R = read only; R/W = read/write.								

Bit	Description
[7:0]	UART1 Baud Rate Data Register Configuration Bits Transmit or Receive data.



### 309

## 21.7. UART1 Baud Rate Calculations

Baud rate calculations for UART1 modes 0 to 3 are described below.

## 21.8. Mode 0 Baud Rate Calculation

In Mode 0, the baud rate is determined by the UART1 Baud Rate Data (BRDATA1) Register, which is located at Set1, Bank0 at address F5h. The calculation for this baud rate is:

Mode 0 baud rate =  $f_U/(16 \times (BRDATA1 + 1))$ 

### 21.9. Mode 2 Baud Rate Calculation

The baud rate in Mode 2 is fixed at the  $f_U$  clock frequency divided by 16, as follows: Mode 2 baud rate =  $f_U/16$ 

## 21.10. Modes 1 and 3 Baud Rate Calculation

In modes 1 and 3, the baud rate is determined by the UART1 Baud Rate Data (BRDATA1) Register, which is located at Set1, Bank0 at address F5h. The calculation for this baud rate is:

Mode 1 and 3 baud rate =  $f_U/(16 \times (BRDATA1 + 1))$ 

Table 89 presents a matrix of commonly used baud rates generated by BRDATA1.

Zilog Embedded in Life An DXYS Company

310

			BR	DATA1
Mode	Baud Rate	UART Clock (f <sub>U</sub> )	Decimal	Hexadecimal
Mode 2	0.5 MHz	8MHz	Х	х
	230,400Hz	11.0592MHz	02	02h
	115,200 Hz	11.0592 MHz	05	05h
	57,600Hz	11.0592 MHz	11	0Bh
	38,400Hz	11.0592MHz	17	11h
	19,200Hz	11.0592MHz	35	23h
Mode 0	9,600Hz	11.0592MHz	71	47h
Mode 1	4,800Hz	11.0592MHz	143	8Fh
Mode 3	62,500Hz	10MHz	09	09h
	9,615Hz	10MHz	64	40h
	38,461 Hz	8MHz	12	0Ch
	12,500Hz	8MHz	39	27h
	19,230Hz	4MHz	12	0Ch
	9,615Hz	4MHz	25	19h

### Table 89. Commonly Used Baud Rates Generated by BRDATA1



Figure 108 presents a block diagram of the UART1 function.




Figure 108. UART1 Functional Block Diagram





## 21.11. UART1 Mode 0 Function Description

In Mode 0, UART1 is input and output through the RxD1 (P1.2) pin, and TxD1 (P1.3) pin outputs the shift clock. Data is transmitted or received in 8-bit units only. The LSB of the 8-bit value is transmitted (or received) first.

### 21.12. Mode 0 Transmit Procedure

Observe the following procedure to write transmission data via UART1 in Mode 0.

- 1. Select the UART1 clock, UART1CONL.3 and .2.
- 2. Clear the UART1 transmit parity-bit autogeneration enable bit, UART1CONL.7.
- 3. Select Mode 0 by setting UART1CONH.7 and .6 to 00b.
- 4. Write the transmission data to the UDATA1 Shift Register (F4h, Set1, Bank0) to start the transmission operation.

### 21.13. Mode 0 Receive Procedure

Observe the following procedure to read receive data via UART1 in Mode 0.

- 1. Select the UART1 clock, UART1CONL.3 and .2.
- 2. Clear the UART1 transmit parity-bit autogeneration enable bit, UART1CONL.7.
- 3. Select Mode 0 by setting UART1CONH.7 and .6 to 00b.
- 4. Clear the receive interrupt pending bit, UART1CONH.0, by writing a 0 to UART1CONH.0.
- 5. Set the UART1 receive enable bit, UART1CONH.4, to 1.
- 6. The shift clock will now be output to the TxD1 (P1.3) pin and will read the data at the RxD1 (P1.2) pin. A UART1 receive interrupt occurs when UART1CONH.1 is set to 1.

Figure 109 shows the timing of the UART1 Serial Port Mode 0 operation.



Write to Shift Register (UDATA1)
Shift
RxD1 (Data Out)         D0         D1         D2         D3         D4         D5         D6         D7
TxD1 (Shift Clock)
TIP
RIP
RE
Shift
RxD1 (Data In)
TxD1 (Shift Clock)     1     2     3     4     5     6     7     8

Figure 109. UART1 Serial Port Mode 0 Timing

## 21.14. Serial Port Mode 1 Function Description

In Mode 1, 10-bits are transmitted through the TxD1 (P1.3) pin or received through the RxD1 (P1.2) pin. Each data frame features the following three components:

- Start bit (0)
- 8 data bits (LSB first)
- Stop bit (1)

The baud rate for Mode 1 is variable.





### 21.15. Mode 1 Transmit Procedure

Observe the following procedure to write transmission data via UART1 in Mode 1.


- 1. Select the UART1 clock, UART1CONL.3 and .2.
- 2. Clear the UART1 transmit parity-bit autogeneration enable bit (UART1CONL.7).
- 3. Select the baud rate to be generated by BRDATA1.
- 4. Select Mode 1 (8-bit UART) by setting UART1CONH bits 7 and 6 to 01b.
- 5. Write transmission data to the UDATA1 Shift Register (F4h, Set1, Bank0). The start and stop bits are generated automatically by hardware.

## 21.16. Mode 1 Receive Procedure

Observe the following procedure to read receive data via UART1 in Mode 1.

- 1. Select the UART1 clock, UART1CONL.3 and .2.
- 2. Clear the UART1 transmit parity-bit autogeneration enable bit (UART1CONL.7).
- 3. Select the baud rate to be generated by BRDATA1.
- 4. Select Mode 1 and set the Receive Enable (RE) bit in the UART1CONH Register to 1.
- 5. The start bit low (0) condition at the RxD1 (P1.2) pin will cause the UART1 module to start the serial data receive operation.

Figure 110 shows the timing of the UART1 Serial Port Mode 10peration.



**S3F8S45 MCU** 

0 g

An **IXYS** Company

315

**Product Specification** 

Figure 110. UART1 Serial Port Mode 1Timing

## 21.17. Serial Port Mode 2 Function Description

In Mode 2, 11 bits are transmitted through the TxD1 (P1.3) pin. Each data frame features the following three components:

- Start bit (0)
- 8 data bits (LSB first)
- Programmable 9th data bit
- Stop bit (1)

The 9th data bit to be transmitted can be assigned a value of 0 or 1 by writing the TB8 bit, UART1CONH.3. When receiving, the 9th data bit that is received is written to the RB8 bit, UART1CONH.2, while the stop bit is ignored. The baud rate for mode 2 is  $f_U/16$  clock frequency.

## 21.18. Mode 2 Transmit Procedure

Observe the following procedure to write transmission data via UART1 in Mode 2.

1. Select the UART1 clock, UART0CONL.3 and .2.



316

- 2. Select the UART1 transmit parity-bit autogeneration enable or disable (UART0CONL.7).
- 3. Select Mode 2 (9-bit UART) by setting UART1CONH bits 7 and 6 to 10b. Additionally, select the 9th data bit to be transmitted by writing TB8 to 0 or 1.
- 4. Write the transmission data to the UDATA1 Shift Register (F4h, Set1, Bank0) to start the transmit operation.

### 21.19. Mode 2 Receive Procedure


Observe the following procedure to read receive data via UART1 in Mode 2.

- 1. Select the UART1 clock, UART0CONL.3 and .2.
- 2. Select the UART1 transmit parity-bit autogeneration enable or disable (UART0CONL.7).
- 3. Select Mode 2 and set the receive enable bit (RE) in the UART1CONH Register to 1.
- 4. The receive operation starts when the signal at the RxD1 (P1.2) pin goes Low.

Figure 105 shows the timing of the Serial Port Mode 2 operation.

Write to Shift Register (UDATA1)	_
	— ij
TxD1         Start Bit         D0         D1         D2         D3         D4         D5         D6         D7         TB8         Stop Bit	Transmit
TIP	- F
RxD1     Start Bit     D0     D1     D2     D3     D4     D5     D6     D7     RB8     Start Bit	top Bit
	_
	 Receive
RIP	_ "

Figure 111. UART1 Serial Port Mode 2 Timing





## 21.20. Serial Port Mode 3 Function Description

In Mode 3, 11 bits are transmitted through the TxD1 (P1.3) pin or received through the RxD0 (P1.2) pin. Mode 3 is identical to Mode 2 except for the baud rate, which is variable. Each data frame features the following four components:

- Start bit (0)
- 8 data bits (LSB first)
- Programmable 9th data bit
- Stop bit (1)

### 21.21. Mode 3 Transmit Procedure

Observe the following procedure to write transmission data via UART1 in Mode 3.


- 1. Select the UART1 clock, UART1CONL.3 and .2.
- 2. Select the UART1 transmit parity-bit autogeneration enable or disable (UART1CONL.7).
- 3. Select Mode 3 operation (9-bit UART) by setting UART1CONH bits 7 and 6 to 11b. Additionally, select the 9th data bit to be transmitted by writing UART1CONH.3 (TB8) to 0 or 1.
- 4. Write transmission data to the UDATA1 Shift Register (F4h, Set1, Bank0), to start the transmit operation.

### 21.22. Mode 3 Receive Procedure

Observe the following procedure to read receive data via UART1 in Mode 3.

- 1. Select the UART1 clock, UART1CONL.3 and .2.
- 2. Select the UART1 transmit parity-bit autogeneration enable or disable (UART1CONL.7).
- 3. Select Mode 3 and set the Receive Enable (RE) bit in the UART1CONH Register to 1.
- 4. The receive operation will be started when the signal at the RxD1 (P1.2) pin goes Low.

Figure 112 shows the timing of the Serial Port Mode 3 operation.



**S3F8S45 MCU** 

0 g

DIXYS Company

318

**Product Specification** 

Figure 112. UART1 Serial Port Mode 3 Timing

# 21.23. Serial Communication for Multiprocessor Configurations

The S3F8 Series multiprocessor communication features lets a *master* S3F8S45 MCU send a multiple-frame serial message to a *slave* device in a multi-S3F8S45 configuration without interrupting other slave devices that may be on the same serial line. This feature can be used only in UART modes 2 or 3. In these two modes, 9 data bits are received. The 9th bit value is written to RB8 (UART1CONH.2). The data receive operation is concluded with a stop bit. This function can be programmed such that when the stop bit is received, the serial interrupt will be generated only if RB8 = 1.

To enable this feature, set the MCE bit in the UART1CONH Register. When the MCE bit is 1, serial data frames that are received with the 9th bit = 0 do not generate an interrupt. In this case, the 9th bit simply separates the address from the serial data.

## 21.24. Sample Protocol for Master/Slave Interaction

When the master device device transmits a block of data to one of several slaves on a serial line, it first sends out an address byte to identify the target slave. Note that in this



case, an address byte differs from a data byte; in an address byte, the 9th bit is 1, and in a data byte, it is 0.

The address byte interrupts all slaves so that each slave can examine the received byte and determine if it is being addressed. The addressed slave then clears its MCE bit and prepares to receive incoming data bytes.

The MCE bits of slaves that were not addressed remain set, and they continue operating normally while ignoring the incoming data bytes.

While the MCE bit setting has no effect in Mode 0, it can be used in Mode 1 to check the validity of the stop bit. For Mode 1 reception, if MCE is 1, the receive interrupt will be issue unless a valid stop bit is received.

# 21.25. Setup Procedure for Multiprocessor Communications

Observe the following steps to configure multiprocessor communications.

- 1. Set all S3F8S45 devices (masters and slaves) to UART1 Mode 2 or 3.
- 2. Write the MCE bit of all the slave devices to 1.
- 3. The master device's transmission protocol is:
  - First byte: the address identifying the target slave device (9th bit = 1)
  - Next bytes: data (9th bit = 0)
- 4. When the target slave receives the first byte, all of the slaves are interrupted because the 9th data bit is 1. The targeted slave compares the address byte to its own address and then clears its MCE bit to receive incoming data. The other slaves continue operating normally.

Figure 113 shows an example of multiprocessor serial data communications.



#### Full-Duplex Multi-S3F8S45 Interconnect




Figure 113. UART1 Multiprocessor Serial Data Communications Example



## Chapter 22. Pattern Generation Module

Up to 8 bits can be output through P2.0–P2.7 by tracing the sequence shown in Figure 114. First, PGDATA must be changed into a desired output.




Figure 114. Pattern Generation Flow

Next, the PGCON Register, shown in Table 90, must be set to enable the pattern generation module and select the triggering signal. At this point, the PGDATA bits are in the range P2.0–P2.7 whenever the selected triggering signal occurs.


Bit	7	6	5	4	3	2	1	0	
Reset	_	_	_	_	0	0	0	0	
R/W	_	_	_	_	R/W	R/W	R/W	R/W	
Address		F7h							
Mode	Register Addressing Mode only								
Note: R = re	ad only; R/W = r	ead/write.							
Bit	Description								
[7:4]	Reserved								
[3]	Software Trigger Start Bit 0: No effect. 1: Software trigger start (auto clear).								



322

Bit	Description (Continued)	
[2]	Pattern Generation Operation Disable/Enable Selection Bit	
	0: Pattern generation disable.	
	1: Pattern generation enable.	
[1:0]	Detection Voltage Selection Bits	
	00: Timer A match signal triggering.	
	01: Timer B overflow signal triggering.	
	10: Timer D0 match signal triggering.	
	11: Software triggering.	

### Figure 115 presents a diagram of the pattern generation circuit.





The following routine presents an example of pattern generation.

ORG 0000h ORG 0100h INITIAL: SB0 LD SYM, #00h ; Disable Global/Fast interrupt → SYM



LD LD		Enable IRQ0 interrupt
		High byte of stack pointer $\rightarrow$ SPH
LD		Low byte of stack pointer $\rightarrow$ SPL
LD	BTCON, #10100011b ;	5
LD	CLKCON, #00011000b;	Non-divided (fxx)
SB1		
LD	P2CONH,#10101010b ;	Enable PG output
LD	P2CONL,#10101010b ;	Enable PG output SB0
ΕI		
MAIN:		
NOP		
NOP		
SB1		
LD	PGDATA, #10101010b;	PG data setting
OR	PGCON, #00000100b ;	Triggering by Timer A match then
	;	pattern data are output
SB0		
NOP		
NOP		
JR	T,MAIN	
.END		



## Chapter 23. Battery Level Detector

The S3F8S45 microcontroller features a built-in Battery Level Detector (BLD) circuit which allows detection of a power voltage drop. Turning the BLD operation on and off can be controlled by software. Because the IC consumes a large amount of current during BLD operation, Zilog recommends that BLD operation should remain OFF unless deemed necessary.

Additionally, BLD voltage criteria can be set by software. This criteria can be set by matching to one of the following four voltage values:

• 2.4V, 2.7V, 3.3V or 3.9V (V<sub>DD</sub> reference voltage)

The BLD block works only when BLDCON.0 is set. If the  $V_{DD}$  level is lower than the reference voltage selected with BLDCON.3–.2, BLDCON.1 will be set. If the  $V_{DD}$  level is higher, BLDCON.1 will be cleared. When minimizing current consumption, do not operate the BLD block.

Figure 116 presents a block diagram of the Battery Level Detect function.




Figure 116. Battery Level Detect Block Diagram



325

## 23.1. Battery Level Detector Control Register

Bit 0 of the Battery Level Detector Control (BLDCON) Register allows control of whether to run or disable the operation of battery level detection. This  $V_{BLD}$  is essentially set to 3.3 V by a system reset, and it can be changed to 4 different voltage levels via BLDCON. When you write 2-bit data value to BLDCON, an established resistor string is selected and the  $V_{BLD}$  is fixed in accordance with this resistor. The Battery Level Detector Control (BLDCON) Register, shown in Table 91, shows these four VBLD levels.

Table 91. Battery Level Detector Control Registe	r (BLDCON; Set1, Bank1)
--------------------------------------------------	-------------------------

Bit	7	6	5	4	3	2	1	0
Reset	_	_	_	_	0	0	0	0
R/W	-	_	_	_	R/W	R/W	R/W	R/W
Address				F	Bh			
Mode			Reg	ister Addre	ssing Mode	only		
Note: R = rea	ad only; R/W = r	ead/write.						
Bit	Descriptio	on						
[7:4]	Reserved							
[3:2]	Detection 00: V <sub>BLD</sub> = 01: V <sub>BLD</sub> = 10: V <sub>BLD</sub> = 11: V <sub>BLD</sub> =	2.7V. 3.3V.	election Bi	ts				
[1]	0: V <sub>DD</sub> > V	REF (when REF (when	BLD is ena	bled).	Only)			
[0]	<b>Battery Le</b> 0: Disable 1: Enable I		or Enable/	Disable Bi	t			



326




Figure 117 presents a diagram of the battery level detector circuit.

Figure 117. Battery Level Detector Circuit Diagram

Table 92 indicates voltage detection levels for differing BLDCON values.

BLDCON .20	<b>V</b> <sub>BLD</sub>
0 0	2.4V
0 1	2.7V
1 0	3.3V
1 1	3.9V



## Chapter 24. Embedded Flash Memory Interface

The S3F8S45 MCU features internal on-chip Flash memory instead of masked ROM. This Flash memory is accessed by an LDC instruction. With sector erase and byte-programmable Flash, data can be programmed into a Flash memory space at any time. The S3F8S45 MCU's embedded 48KB of memory offers the following two operating features:

- User Program Mode
- Tool Program Mode see the <u>S3F8S45 Flash MCU</u> chapter on page 358

## 24.1. User Program Mode

User Program Mode supports sector erase, byte programming, byte read, and one protection mode, Hard Lock protection; read protection is available only in Tool Program Mode. To read-protect the chip, select a read protection option when you initially program your code in Tool Program Mode by using a programming tool.

The S3F8S45 MCU also features an internal pumping circuit; therefore, 12.5V into a  $V_{PP}$  (test) pin is not required. To program Flash memory in this mode, several control registers are used. There are four functions: programming, reading, sector erase, and hard lock protection.

- **Note:** 1. User Program Mode cannot be used when the CPU operates with the subsystem clock.
  - 2. Be sure to execute the DI instruction before starting User Program Mode, which checks the Interrupt Request Register (IRQ). If an interrupt request is generated, User Program Mode is stopped.
  - 3. User Program Mode is also stopped by an interrupt request that is masked even in the DI status. To prevent this situation, disable the interrupt by using the each peripheral interrupt enable bit.

## 24.2. Flash Memory Control Registers

This section describes the use of the Flash Memory Control (FMCON), Flash Memory User Programming Enable, and Flash Memory Sector Address registers when operating in User Program Mode.



328

## 24.3. Flash Memory Control Register

The Flash Memory Control (FMCON) Register, shown in Table 93, is available only in User Program Mode to select the operational mode of Flash memory, as well as the sector erase and byte programming functions, and to protect the Flash memory space with the Hard Lock function.

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	_	_	_	0
R/W	R/W	R/W	R/W	R/W	_	_	_	R/W
Address				F9	)h			
Mode			Reg	ister Addres	sing Mode	only		
Note: R = re	ad only; R/W = r	ead/write.						
Bit	Descriptio	on						
[7:4]	0000–0100 0101: Prog 1010: Sect 0110: Harc	nory Mode D: Reserved gramming M tor Erase M d Lock Mod : Reserved	lode. lode. e.	Bits				
[3]	0: Sector e	ase Status erase succe erase failure		Only)				
[2:1]	Reserved							
[0]	Flash Ope 0: Operatio 1: Operatio		rt Bit*					
Note: *FMC	ON.0 will be clea	red automat	ically immed	iately after the	e correspon	ding operation	on has comp	leted.

### Table 93. Flash Memory Control Register (FMCON; Set1, Bank0)

Bit 0 of the FMCON Register, FMCON.0, is a start bit for both the Erase and Hard Lock operation modes. Therefore, operation of the Erase and Hard Lock modes is activated when setting FMCON.0 to 1. Additionally, a waiting period for the Erase (sector erase) or Hard Lock modes to complete their operations must occur before performing a byte programming or byte read operation of the same sector area by with the LDC instruction. When reading or programming a byte data from or into Flash memory, this bit is not required to be manipulated.

The sector erase status bit is read only. Even if the IMR bits are 0, the interrupt is serviced during the operation of a sector erase, when each peripheral interrupt enable bit is set to 1, and when the interrupt pending bit is set to 1. If an interrupt is requested during a sector





329

erase operation, the operation of this sector erase is discontinued, and the interrupt is serviced by the CPU. Therefore, the sector erase status bit should be checked after executing a sector erase. The sector erase operation is successful if the bit is logic 0, and is a failure if the bit is logic 1.

**Caution:** When the A5h ID code is written to the FMUSR Register, it is possible that the sector erase, user program, and hard lock modes may be executed; therefore caution is necessary.

## 24.4. Flash Memory User Programming Enable Register

The Flash Memory User Programming Enable (FMUSR) Register, shown in Table 94, manages the safe operation of Flash memory. This register will protect undesired erase or program operations from CPU malfunctions caused by electrical noise. After reset, User Program Mode is disabled because the value of FMUSR is 0000000b as a result of the reset operation. If it is necessary to operate Flash memory, enable User Program Mode by setting the value of FMUSR to 10100101b. Any value written to FMUSR other than 10100101b disables User Program Mode.

			Joon Trogic	ag =:	lable Regic			unity	
it	7	6	5	4	3	2	1	0	
	0	0	0	0	0	0	0	0	

Table 94 Flash Memory User Programming Enable Register (EMUSR: Set1 Bank0)

Bit	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0
R/W				R	/W			
Address				F	8h			
Mode			Reg	ister Addre	ssing Mode	only		
Note: R = re	ad only; R/W = r	ead/write.						
Bit	Descriptio	on						
[7:0]		nory User I -10100100:	-	-				

### 24.5. Flash Memory Sector Address Registers

10100110-11111111: Disable User Program Mode.

10100101: Enable User Program Mode.

There are two sector address registers used to select a particular sector. The Flash Memory Address Sector High Byte (FMSECH) Register and the Flash Memory Sector Address Low Byte (FMSECL) Register are combined to generate the most significant bits of the 16-bit base address for the sector to be selected. FMSECH represents the bits 8 through 15



of the 16-bit address, and FMSECL represents bit 7 of the 16-bit base address. The S3F8S45 MCU provides 384 sectors, and each sector is 128 bytes, in effect meaning that the lower 7 bits of FMSECL have no effect; see the example in Table 95.

### Table 95. Flash Memory Sector Addressing

FMSECH					FMSECL										
.7	.6	.5	.4	.3	.2	.1	.0	.7	.6	.5	.4	.3	.2	.1	.0

						16	6-Bit A	ddre	SS							
.15	.14	.13	.12	.11	.10	.9	.8	.7	Х	Х	Х	Х	Х	Х	Х	]

**Note:** Zilog recommends that the lower 7 bits of FMSECL be set to 0.

When programming Flash memory, write the data after loading the sector base address located in the target address into the FMSECH and FMSECL registers. If the next operation is also a data write operation, check to determine if the next address is located in the same sector. In the case of other sectors, you must load the sector address to the FMSECH and FMSECL registers according to the sector.

The contents of these Flash Memory Sector Address registers are described in Tables 96 and 97.

				-
Table 96. Flash Memor	v Sactor Addraee	Rogistor High Ryta	(EMSECH Sott Bank()	1
	y Deciti Audress	Register nigh Dyte	(I MOLOII, Seli, Daliko	' <b>」</b>

٥			3	4	5	6	7	Bit
0	0	0	0	0	0	0	0	Reset
			W	R/				R/W
			6h	F				Address
		only	ssing Mode	ster Addres	Regi			Mode
						ead/write.	only; R/W = re	Note: R = read
		,	5			ead/write.	only; R/W = re	

BIt	Description
[7:0]	Flash Memory Sector Address High Byte
	The 15th–8th bits to select a sector of Flash ROM.
Note:	The high-byte Flash memory sector address pointer value is the upper eight bits of the 16-bit pointer address.



Bit	7	6	5	4	3	2	1	0
DIL	1	0	5	4	3	2	I	U
Reset	0	0	0	0	0	0	0	0
R/W				R	W			
Address				F	7h			
Mode			Reg	ister Addres	ssing Mode	only		
Note: R = real	ad only; R/W = r	ead/write.						
Bit	Descriptio	on						
[7]	Flash Men	nory Secto	r Address	Low Byte				
	The 7th bit	to select a	sector of F	lash ROM.				
[6:0]	Don't Care	Э						
Note: The lo	w-byte Flash me	mory sector	address poir	nter value is	the lower eig	ht bits of the	16-bit pointe	er address

### Table 97. Flash Memory Sector Address Register Low Byte (FMSEL; Set1, Bank0)

## 24.6. ISP<sup>™</sup> Onboard Programming Sector

 $ISP^{TM}$  sectors located in the program memory space can store onboard program software (i.e., boot program code for upgrading application code by interfacing with an I/O port pin). These  $ISP^{TM}$  sectors cannot be erased or programmed by an LDC instruction for the safety of onboard program software.

ISP sectors are available only when the ISP enable/disable bit is set to 0, i.e., ISP is enabled using the Smart Option. If you prefer not to use the ISP sector method, this area can be used as normal program memory (i.e., it can be erased or programmed using the LDC instruction) by setting the ISP disable bit (1) with the Smart Option. Even if the ISP sector is selected, the ISP sector can be erased or programmed in Tool Program Mode using a serial programming tool.

The size of the ISP sector can be adjusted using Smart Option settings; see Figure 118. Additionally, refer to <u>Table 99</u> on page 333 to choose an appropriate ISP sector size according to the size of the onboard program software.






Figure 118. Program Memory Address Space



333

## 24.7. ISP Reset Vector and ISP Sector Size

If you use ISP sectors by setting the ISP enable/disable bit to 0 and the reset vector selection bit to 0 at the Smart Option (see Figure 17 on page 23), you can choose the reset vector address of the CPU as shown in Table 98 by setting the ISP reset vector address selection bits; also see the list of ISP sector sizes in Table 99.

Smart Option (003Eh) ISP Reset Vector Address Selection Bit		Reset Vector Address after	Usable Area for		
Bit 7	Bit 6	Bit 5	POR	ISP Sector	ISP Sector Size
1	х	х	0100h	0	0
0	0	0	0200h	100h–1FFh	256 bytes
0	0	1	0300h	100h–2FFh	512 bytes
0	1	0	0400h	100h–4FFh	1024 bytes
0	1	1	0500h	100h-8FFh	2048 bytes
	tion of the ISP rese SP sector size by			Eh.7–003Eh.5) is not	dependent of the se

### Table 98. Reset Vector Address

#### Table 99. ISP Sector Size

Smart Option (003Eh) ISP Size Selection Bit				
Bit 2	Bit 1	Bit 0	Area of ISP Sector	ISP Sector Size
1	Х	х	0	0
0	0	0	100h–1FFh (256 bytes)	256 bytes
0	0	1	100h–2FFh (512 bytes)	512 bytes
0	1	0	100h–4FFh (1024 bytes)	1024 bytes
0	1	1	100h–8FFh (2048 bytes)	2048 bytes
te: The area of	the ISP sector selec	ted by Smart Optio	n bits (003Eh.2–003Eh.0) cannot	be erased and pro-

Note: The area of the ISP sector selected by Smart Option bits (003Eh.2–003Eh.0) cannot be erased and programmed by the LDC instruction in User Program Mode.

## 24.8. Sector Erase Operations

Flash memory can be partially erased by using the sector erase functions in User Program Mode only. Sectors are the only units of Flash memory that can be erased in User Program Mode.

Zilog Embedded in Life An DXYS Company

334

Program memory on the S3F8S45 MCU is divided into 384 sectors for erase and program operations; every sector is 128 bytes. Each sector should be first be erased prior to programming a new data byte into Flash memory. A minimum of 10ms delay time is required prior to an erase and after setting the sector address and triggering the erase start bit (FMCON.0). The sector erase function is not supported in Tool Program modes (i.e., when using an MDS mode too or programming tool).

Figure 119 portrays how sectors are mapped in User Program Mode.

0 + 407	13FFFh
Sector 127	
(128 byte)	3F80h
	0780h
Sector 14	077Fh
(128 byte)	0700h
,	
Sector 13	
(128 byte)	0680h
Sector 12	
(128 byte)	0600h
Sector 11	
(128 byte)	0580h
Sector 10	000011
(128 byte)	0500h
r	
Sector 0-9	04FFh
(128 byte x 10)	0000h
	_

### S3F8S45

### Figure 119. Sector Configurations in User Program Mode

### 24.9. The Sector Erase Procedure in User Program Mode

Observe the following procedure to perform a sector erase in User Program Mode.

- 1. If the sector erase procedure must be stopped by any interrupt, set the appropriate bit in the Interrupt Mask Enable Register (IMR) and the appropriate peripheral interrupt enable bit. Otherwise, clear all bits in the Interrupt Mask Enable Register (IMR) and all peripheral interrupt enable bits.
- 2. Set the Flash Memory User Programming Enable (FMUSR) Register to 10100101b.
- 3. Set the Flash Memory Sector Address (FMSECH and FMSECL) registers.
- 4. Check the user's ID code (written by user).



335

5. Set the Flash Memory Control (FMCON) Register to 10100001b.

6. Set the Flash Memory User Programming Enable (FMUSR) Register to 0000000b.

7. Check the sector erase status bit to determine if the sector erase is successful.

The following routine presents an example of a successful sector erase.

•			
•			
SB0			
refrase:	LD FMUSR, Temp0		User Program mode enable
			Temp0 = #0A5H
			Temp0 variable is must be setting
TD	EMOROU #10b	;	another routine
LD	FMSECH,#10h		$C_{ab}$ coston odduces (1000h 107 $\pi$ h)
LD CD HaamID	FMSECL, #00h		Set sector address (1000h-107Fh)
CP UserID	_Code,#User_value		Check user's ID code (written by
			user)
TD	NE Not ID Code		User_value is any value by user
JR LD	NE,Not_ID_Code		If not equal, jump to Not_ID_Code Start sector erase
ЦD	FMCON, Temp1		Temp1 = $\#0A1h$
			Temp1 - #0AIN Temp1 variable is must be setting
			another routine
NOP		'	Dummy instruction - required
NOP			Dummy instruction - required
LD	FMUSR,#0		User Program Mode disable
	N,#00001000b		Check "sector erase status bit"
JR	NZ,reErase		Jump to reErase if fail
JR	NZ, IELIASE	,	Jump to remase in fair
•			
Not ID Co	de •		
SB0	ue.		
LD	FMUSR,#0		User Program Mode disable
LD	FMCON, #0		Sector Erase Mode disable
•		'	
•			
•			
•			





336

**Note:** In the case of Flash User Mode, the Temp0 to Temp1 data values must set another routine. Temp0 to Temp(n) variables should be defined by the user.

## 24.10. Program Operations

)

After a sector erase, Flash memory is programmed in one-byte units. For the sake of programming safety, FMSECH and FMSECL must each be set to the Flash memory sector value.

### Programming in User Program Mode

Observe the following procedure to program Flash memory in User Program Mode.

- 1. Erase all target sectors before programming.
- 2. Set the Flash Memory User Programming Enable (FMUSR) Register to 10100101b.
- 3. Set the Flash Memory Sector Address registers (FMSECH and FMSECL) to the sector base address of the destination address to write data.
- 4. Load the Flash memory upper address into the upper register of the working register pair.
- 5. Load the Flash memory lower address into the lower register of the working register pair.
- 6. Load transmission data into a working register.
- 7. Check the user's ID code (written by user).
- 8. Set the Flash Memory Control Register (FMCON) to 01010001b.
- 9. Load transmission data to a Flash memory location using the LDC instruction via Indirect Addressing Mode.
- 10. Set the Flash Memory User Programming Enable (FMUSR) Register to 0000000b.

The following routine presents an example of a successful programming operation.

```
•

•

SB0

LD FMUSR,Temp0 ; User Program Mode enable

; Temp0 = #0A5H

; Temp0 variable is must be setting

; another routine
```



337

```
LD
         FMSECH,#17h
         FMSECL,#80h
  LD
                          ; Set sector address (1780h-17FFh)
  LD
        R2,#17h
                           ; Set a ROM address in the same sector
                           ; 1780h-17FFh
         R3,#84h
  LD
         R4,#78h
  T'D
                           ; Temporary data
          UserID Code, #User value ; Check user's ID code (written
  СΡ
                           ; by user)
                           ; User value is any value by user
  JR
          NE, Not ID Code ; If not equal, jump to Not ID Code
          FMCON, Temp1
                           ; Start program
  LD
                            ; Temp1 = #51H
                           ; Temp1 variable is must be setting
                            ; another routine
          @RR2,R4
                           ; Write the data to a address of same
  LDC
                           ; sector(1784h)
  NOP
                           ; Dummy instruction - required
  LD
         FMUSR,#0
                           ; User Program Mode disable
  •
  •
Not ID Code:
  SB0
        FMUSR,#0
FMCON,#0
  LD
                          ; User Program Mode disable
  LD
                           ; Programming Mode disable
```

**Note:** In the case of Flash User Mode, the Temp0 to Temp1 data values must set another routine. Temp0 to Temp(n) variables should be defined by the user.

## 24.11. Read Operations

The read operation is initiated by the LDC instruction. Observe the following procedure to program read operations in User Program Mode.

- 1. Load an upper Flash memory address into the upper register of the working register pair.
- 2. Load a lower Flash memory address into the lower register of the working register pair.



3. Load the receive data from the Flash memory space using the LDC instruction via Indirect Addressing Mode.

The following example shows how to perform read programming.

•			
LD	R2,#3h		Load Flash memory upper address
LD	R3,#0	;	to upper of pair working register Load Flash memory lower address to lower pair working register
LOOP: LDC	R0,@RR2	; ;	Read data from Flash memory location (Between 300h and 3FFh)
INC	R3		
CP	R3,#0h		
JP	NZ,LOOP		
•			
•			
•			
•			

### 24.12. Hard Lock Protection

•

The Hard Lock Protection function prevents changes to data in Flash memory. It can be set by writing 0110b to FMCON.7–.4. If this function is enabled, the user cannot write or erase the data within Flash memory. This protection can be released by executing a chip erase in Tool Program Mode.

Hard Lock Protection can be enabled by the application software when User Program Mode is enabled, or with a Serial Programmer while in Tool Program Mode. Refer to the documentation that accompanies the Serial Programmer you are using to enable Hard Lock Protection in Tool Program Mode.

To enable Hard Lock protection with application software, observe the following procedure.

- 1. Set the Flash Memory User Programming Enable (FMUSR) Register to 10100101b.
- 2. Check the user's ID code (written by user).
- 3. Set the Flash Memory Control (FMCON) Register to 01100001b.
- 4. Set the Flash Memory User Programming Enable (FMUSR) Register to 0000000b.

The following example shows how to set Hard Lock protection.

SB0



LD	FMUSR, Temp0	; User Program Mode enable
		; $Temp0 = #0A5h$
		; Temp0 variable is must be setting
		; another routine
CP	UserID_Code, #User_	_value ; Check user's ID code (written
		; by user)
		; User_value is any value by user
JR	NE,Not_ID_Code	; If not equal, jump to Not_ID_Code
LD	FMCON, Temp1	; Hard Lock Mode set & start
		; Temp1 = #61H
		; Temp1 variable is must be setting
		; another routine
NOP		; Dummy Instruction - required
LD	FMUSR,#0	; User Program Mode disable
•		-
•		
•		
•		
Not ID Co	de:	
SB0 -		
LD	FMUSR,#0	; User Program Mode disable
LD	FMCON, #0	; Hard Lock Protection Mode disable
•		
•		
•		
•		

**Note:** In the case of Flash User Mode, the Temp0 to Temp1 data values must set another routine. Temp0 to Temp(n) variables should be defined by the user.





## Chapter 25. Electrical Characteristics

In this chapter, the S3F8S45 MCU's electrical characteristics are presented in tables and charts. This information is arranged in the following order:

- 1. Absolute Maximum Ratings see Table 100
- 2. DC Electrical Characteristics see Table 101
- 3. AC Electrical Characteristics see Table 102 on page 343
- 4. Input Timing for External Interrupts, Ports 0 and 2 see Figure 120 on page 344
- 5. Input Timing for Reset (nRESET Pin) see Figure 121 on page 344
- 6. Input/Output Capacitance see <u>Table 103</u> on page 344
- 7. Data Retention Supply Voltage see <u>Table 104</u> on page 344
- 8. Stop Mode Release Timing Initiated by nRESET see Table 104 on page 344
- 9. Stop Mode Release Timing Initiated by Interrupts see <u>Table 104</u> on page 344
- 10. A/D Converter Electrical Characteristics see Table 105 on page 346
- 11. Low Voltage Reset Electrical Characteristics see Table 106 on page 346
- 12. Low Voltage Reset Timing see Figure 124 on page 347
- 13. Synchronous SIO Electrical Characteristics see Table 107 on page 347
- 14. LCD Contrast Controller Electrical Characteristics see Table 108 on page 348
- 15. Internal Watchdog Timer RC Electrical Characteristics see Table 109 on page 348
- 16. Serial Data Transfer Timing see Figure 125 on page 349
- 17. UART Timing Characteristics in Mode 0 see Table 110 on page 349
- 18. Waveform for UART Timing Characteristics see Figure 126 on page 350
- 19. Timing Waveform for the UART Module see Figure 127 on page 350
- 20. Main Oscillator Characteristics see Table 111 on page 351
- 21. Suboscillation Characteristics see <u>Table 112</u> on page 351
- 22. Main Oscillation Stabilization Time see <u>Table 113</u> on page 352
- 23. Clock Timing Measurement at  $X_{IN}$  see Figure 128 on page 352
- 24. Suboscillation Stabilization Time see Table 114 on page 352
- 25. Clock Timing Measurement at X<sub>TIN</sub> see Figure 129 on page 353
- 26. Operating Voltage Range see Figure 130 on page 353
- 27. Internal Flash ROM Electrical Characteristics see Figure 115 on page 354



341

Parameter	Symbol	Conditions	Rating TBD	Unit
Supply Voltage	V <sub>DD</sub>	-	-0.3 to +6.5	V
Input Voltage	VI	Ports 0–4	–0.3 to V <sub>DD</sub> +0.3	V
Output Voltage	V <sub>O</sub>	_	–0.3 to V <sub>DD</sub> +0.3	V
Output Current High	I <sub>OH</sub>	One I/O pin active	-5	mA
		All I/O pins active	-60	
Output Current Low	I <sub>OL</sub>	One I/O pin active	+30 (peak value)	mA
		Total pin current for ports	+100 (peak value)	
Operating Temperature	T <sub>A</sub>	-	-40 to +85	°C
Storage Temperature	T <sub>STG</sub>	_	–65 to +150	°C

### Table 100. Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

Table 101. DC Electrical Characteristics (	T₄	$= -40^{\circ}$ C to +85°C, V <sub>DD</sub> = 1.8V to 5.5V) <sup>1</sup>	

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Operating	$V_{DD}$	f <sub>X</sub> = 0.4–4.2MHz	1.8	_	5.5	V
Voltage		f <sub>X</sub> = 0.4–12.0MHz	2.2	_	5.5	V
Input High	V <sub>IH1</sub>	All ports except for V <sub>IH2</sub>	$0.8V_{DD}$	_	V <sub>DD</sub>	V
Voltage	V <sub>IH2</sub>	X <sub>IN</sub> , X <sub>OUT</sub> , X <sub>TIN</sub> , X <sub>TOUT</sub>	V <sub>DD</sub> -0.1	_	$V_{DD}$	V
Input Low	V <sub>IL1</sub>	All ports except V <sub>IL2</sub>	_	_	$0.2 V_{DD}$	V
Voltage	V <sub>IL2</sub>	X <sub>IN</sub> , X <sub>OUT</sub> , X <sub>TIN</sub> , X <sub>TOUT</sub>	-	_	0.1	-
Output High Voltage	V <sub>OH1</sub>	V <sub>DD</sub> = 2.4V, P1.0–P1.1, P3.4–P3.6; I <sub>OH</sub> = –1mA	V <sub>DD</sub> -0.7	V <sub>DD</sub> -0.7	-	V
	V <sub>OH2</sub>	V <sub>DD</sub> = 5V; P2; I <sub>OH</sub> = -4mA	V <sub>DD</sub> -1.0	V <sub>DD</sub> -1.0	-	V
	V <sub>OH3</sub>	$V_{DD}$ = 5V; the other ports; $I_{OH}$ = -1mA	V <sub>DD</sub> -1.0	V <sub>DD</sub> -1.0	_	V
Output Low Voltage	V <sub>OL1</sub>	V <sub>DD</sub> = 2.4V; P1.0–P1.1, P3.4–P3.6; I <sub>OL</sub> = 12mA	-	0.3	0.5	V
	V <sub>OL2</sub>	V <sub>DD</sub> = 5V; P2; I <sub>OL</sub> = 15mA	-	0.4	2.0	V
	V <sub>OL3</sub>	$V_{DD}$ = 5V; the other ports; IOL = 4mA	_	0.4	2.0	V

Notes:

1. Every value in this table is measured when bits 4-3 of the System Clock Control Register (CLKCON.4-.3) is set to 11b.

2. Supply current does not include current drawn through internal pull-up resistors, LCD voltage-dividing resistors, the LVR block, and external output current loads.

- I<sub>DD1</sub> and I<sub>DD2</sub> include a power consumption of subclock oscillation.
   I<sub>DD3</sub> and I<sub>DD4</sub> are the current when the main clock oscillation stops and the subclock is used.
   I<sub>DD5</sub> is the current when the main and subclock oscillation stops.

log dded in Life DIXYS Company

342

Parameter	Symbol	Conditions		Min.	Тур.	Max.	Unit
Input High	I <sub>LIH1</sub>	$V_{IN} = V_{DD}$ ; all input pins exce	ept for I <sub>LIH2</sub>	_	-	3	μA
Leakage Current	I <sub>LIH2</sub>	$V_{\rm IN} = V_{\rm DD}; X_{\rm IN}, X_{\rm OUT}, X_{\rm TIN}, X_{\rm OUT}$	TOUT	-	_	20	μA
Input Low Leakage	I <sub>LIL1</sub>	V <sub>IN</sub> = 0V; all input pins excep nRESET, I <sub>LIL2</sub>	ot for	-	-	-3	μA
Current	I <sub>LIL2</sub>	$V_{IN} = 0V; X_{IN}, X_{OUT}, X_{TIN}, X_{TO}$	DUT	_	_	-20	
Output High Leakage Current	I <sub>LOH</sub>	$V_{OUT} = V_{DD}$ ; all output pins		_	_	3	μA
Output Low Leakage Current	I <sub>LOL</sub>	$V_{OUT}$ = 0V; all output pins		_	-	-3	μA
Pull-Up	R <sub>L1</sub>	VI = 0V; T <sub>A</sub> = 25°C, Ports 0–4	$V_{DD} = 5V$	25	50	100	kΩ
Resistors			$V_{DD} = 3V$	50	100	150	kΩ
	$R_{L2}$	$V_{IN} = 0V, T_A = 25^{\circ}C,$	$V_{DD} = 5V$	150	250	400	kΩ
		nRESET	$V_{DD} = 3V$	300	500	700	kΩ
Oscillator Feedback	R <sub>OSC1</sub>	$V_{DD} = 5V, T_A = 25^{\circ}C, X_{IN} = V$ $X_{OUT} = 0V$	/ <sub>DD</sub> ,	420	850	1700	kΩ
Resistors	R <sub>OSC2</sub>	$V_{DD} = 5V, T_A = 25^{\circ}C, X_{IN} = V$ $X_{TIN} = V_{DD}, X_{OUT} = 0V$	/ <sub>DD</sub> ,	2200	4500	9000	kΩ
LCD Voltage Dividing Resistor	$R_{LCD}$	$T_A = 25^{\circ}C$		45	75	100	
VLCD-COMi Voltage Drop (i = 0 to 7)	V <sub>DC</sub>	–15µA per common pin		_	-	120	
V <sub>LCD</sub> –SEGx Voltage Drop (x = 0–18)	V <sub>DS</sub>	–15µA per segment pin		_	_	120	mV

### Table 101. DC Electrical Characteristics $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{DD} = 1.8 \text{ V to } 5.5 \text{ V})^1$

 Every value in this table is measured when bits 4–3 of the System Clock Control Register (CLKCON.4–.3) is set to 11b.

2. Supply current does not include current drawn through internal pull-up resistors, LCD voltage-dividing resistors, the LVR block, and external output current loads.

I<sub>DD1</sub> and I<sub>DD2</sub> include a power consumption of subclock oscillation.
 I<sub>DD3</sub> and I<sub>DD4</sub> are the current when the main clock oscillation stops and the subclock is used.
 I<sub>DD5</sub> is the current when the main and subclock oscillation stops.



Parameter	Symbol	Conditions		Min.	Тур.	Max.	Unit
Middle Output	V <sub>LC1</sub>	$V_{DD}$ = 2.7V to 5.5V, LCD clock = 0Hz, $V_{LC0}$ = $V_{DI}$	<sub>D</sub> , ¼ Bias	0.75 V <sub>DD</sub> –0.2	0.75 V <sub>DD</sub>	0.75 V <sub>DD</sub> +0.2	V
Voltage	V <sub>LC2</sub>	-		0.5 V <sub>DD</sub> -0.2	0.5 V <sub>DD</sub>	0.5 V <sub>DD</sub> +0.2	V
	V <sub>LC3</sub>	-		0.25 V <sub>DD</sub> –0.2	0.25 V <sub>DD</sub>	0.25 V <sub>DD</sub> +0.2	V
Supply Current <sup>2</sup>	$I_{DD1}^{3}$	Run Mode; V <sub>DD</sub> = 5.0V;	4.2MHz	_	1.2	2.0	mA
		crystal oscillator C1 = C2 = 22pF	12.0MHz	-	2.2	4.0	mA
		V <sub>DD</sub> = 3.0V	4.2MHz	_	0.8	1.5	mA
	I <sub>DD2</sub> <sup>3</sup>	Idle Mode; V <sub>DD</sub> = 5.0V;	4.2MHz	_	0.8	1.5	mA
		crystal oscillator C1 = C2 = 22pF	12.0MHz	_	1.3	2.3	mA
		V <sub>DD</sub> = 3.0V	4.2MHz	_	0.4	0.8	mA
	I <sub>DD3</sub> <sup>4</sup>		Suboperating Mode; 32,768Hz crystal oscillator, $V_{DD}$ = 3.0V, $T_A$ = 25°C		80.0	120.0	μA
	$I_{DD4}^{4}$	Subidle Mode; 32,768 Hz crys oscillator, $V_{DD}$ = 3.0 V, $T_A$ = 2		-	6.0	15.0	μA
	$I_{DD5}^{5}$	Stop Mode; $V_{DD}$ = 5.0V		_	0.3	6.0	μA

### Table 101. DC Electrical Characteristics $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{DD} = 1.8 \text{ V to } 5.5 \text{ V})^1$

Notes:

1. Every value in this table is measured when bits 4–3 of the System Clock Control Register (CLKCON.4–.3) is set to 11b.

2. Supply current does not include current drawn through internal pull-up resistors, LCD voltage-dividing resistors, Supply current does not include current drawn through internal pull-up resistors, ECD voltage-the LVR block, and external output current loads.
 I<sub>DD1</sub> and I<sub>DD2</sub> include a power consumption of subclock oscillation.
 I<sub>DD3</sub> and I<sub>DD4</sub> are the current when the main clock oscillation stops and the subclock is used.

5. I<sub>DD5</sub> is the current when the main and subclock oscillation stops.

Parameter	Symbol	Conditions	Min.*	Тур.	Max.	Unit
Interrupt input high, low width (P3.0–P3.7)	t <sub>INTH</sub> , t <sub>INTL</sub>	All interrupt, V <sub>DD</sub> = 5V	500	-	-	ns
nRESET input low width	t <sub>RSL</sub>	Input, V <sub>DD</sub> = 5V	10	_	-	ns
Note: If the width a valid puls		ot or reset pulse is greater than the mir	nimum value, the puls	se is alwa	ays recogi	nized as






Figure 120. Input Timing for External Interrupts





Figure 121. Input Timing for nRESET


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input capacitance	C <sub>IN</sub>	f = 1MHz; unmeasured pins are returned to $V_{SS}$	-	-	10	pF
Output capacitance	C <sub>OUT</sub>	-	-	_	-	_
I/O capacitance	C <sub>IO</sub>	-	_	_	_	_

Table 104. Data Retention Supply Voltage in Stop Mode ( $T_A = -40^{\circ}C$  to +85°C)


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Data retention supply voltage	V <sub>DDDR</sub>	-	1.8	-	5.5	V
Data retention supply current	I <sub>DDDR</sub>	Stop Mode, T <sub>A</sub> = 25°C, V <sub>DDDR</sub> = 1.8V	-	_	1	μA








**Note:** In Figure 122,  $t_{WAIT}$  is the same as 4096 x 16 x 1 ÷  $f_{XX}$ .





**Note:** In Figure 123,  $t_{WAIT}$  is the same as 16 x 1 /  $f_{BT}$ ;  $f_{BT}$  = the basic timer clock selection.



346

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Resolution	_	_	_	10	-	bit
Total accuracy	_	_	_	_	±3	LSB
Integral linearity error	ILE	V <sub>DD</sub> = 5.120V	_		±2	LSB
Differential linearity error	DLE	<sup>—</sup> V <sub>SS</sub> = 0V CPU —clock = 12.0MHz →	_		±1	LSB
Offset error of top	EOT	- CIUCK $-$ 12.010112	_		±3	LSB
Offset error of bottom	EOB				±3	LSB
Conversion time <sup>1</sup>	T <sub>CON</sub>	_	25	_	-	μs
Analog input voltage	V <sub>IAN</sub>	_	V <sub>SS</sub>	_	$AV_{REF}$	V
Analog input impedance	R <sub>AN</sub>	-	2	1000	-	MΩ
Analog reference voltage	AV <sub>REF</sub>	_	1.8	_	$V_{DD}$	V
Analog input current	I <sub>ADIN</sub>	V <sub>DD</sub> = 5.0V	_	_	10	μA
Analog block current <sup>2</sup>	I <sub>ADC</sub>	V <sub>DD</sub> = 5.0V	_	0.5	1.5	mA
		V <sub>DD</sub> = 5.0V when in Power Down Mode	-	100	500	nA

## Table 105. A/D Converter Electrical Characteristics $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{DD} = 1.8 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V})$


Notes:

1. Conversion time is the time required from the moment a conversion operation starts until it ends.

2. I<sub>ADC</sub> is an operating current during A/D converter.

Symbol	Conditions	Min.	Тур.	Max.	Unit
V <sub>LVR</sub>	$T_A = 25^{\circ}C$	1.8	1.9	2.0	V
		2.4	2.6	2.8	V
		3.1	3.3	3.5	V
		3.7	3.9	4.1	V
t <sub>R</sub>	_	10	-	-	μs
t <sub>OFF</sub>	_	0.5	-	-	S
	V <sub>LVR</sub>	$V_{LVR}$ $T_A = 25^{\circ}C$ $t_R$ -	$V_{LVR}  T_{A} = 25^{\circ}C \qquad \qquad \frac{1.8}{2.4} \\ \hline 3.1 \\ \hline 3.7 \\ \hline t_{R} \qquad - \qquad 10 \\ \hline 1.8 \\ \hline 2.4 \\ \hline 3.1 \\ \hline 3.7 \\ \hline 10 \\ \hline$	$V_{LVR}  T_{A} = 25^{\circ}C \qquad \qquad \begin{array}{c} 1.8 & 1.9 \\ 2.4 & 2.6 \\ \hline 3.1 & 3.3 \\ \hline 3.7 & 3.9 \\ t_{R} \qquad - \qquad 10 \qquad - \end{array}$	$V_{LVR}  T_A = 25^{\circ}C \qquad \qquad \begin{array}{c} 1.8 & 1.9 & 2.0 \\ \hline 2.4 & 2.6 & 2.8 \\ \hline 3.1 & 3.3 & 3.5 \\ \hline 3.7 & 3.9 & 4.1 \\ \hline t_R \qquad - \qquad 10  -  - \end{array}$

# Table 106. Low Voltage Reset Electrical Characteristics $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{DD} = 1.8 \text{ V to } 5.5 \text{ V})^*$





# Table 106. Low Voltage Reset Electrical Characteristics $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{DD} = 1.8 \text{ V to } 5.5 \text{ V})^*$

Parameter	Symbol	Conditions		Min.	Тур.	Max.	Unit		
Hysteresis	$\Delta V$		-	-	50	150	mV		
Current consumption of LVR	I <sub>LVR</sub>	V <sub>DD</sub> = 3.0V		-	30	60	μA		
Note: *The current	Note: *The current of the LVR circuit is consumed when LVR is enabled by the Smart Option.								



Figure 124. Low Voltage Reset Timing

# Table 107. Synchronous SIO Electrical Characteristics ( $T_A = -40$ °C to +85 °C, $V_{DD} = 1.8$ V to 5.5 V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Voltage of BLD	V <sub>BLD</sub>	T <sub>A</sub> = 25°C	2.2	2.4	2.6	V
			2.5	2.7	2.9	V
			3.1	3.3	3.5	V
			3.7	3.9	4.1	V
Hysteresis	ΔV	-	_	10	100	mV
Current consumption of BLD	I <sub>BLD</sub>	V <sub>DD</sub> = 3.0V	-	30	60	μA
Response time	T <sub>BLD</sub>	f <sub>W</sub> = 32.768kHz	-	-	1	ms
SCK cycle time	t <sub>KCY</sub>	External SCK source	1000	-	_	ns
		Internal SCK source	1000	_	_	ns
SCK high, low width	t <sub>KH</sub> , t <sub>KL</sub>	External SCK source	500	-	_	ns
		Internal SCK source	t <sub>KCY</sub> /2–50	-	_	ns
SI setup time to SCK	t <sub>SIK</sub>	External SCK source	250	_	-	ns
high		Internal SCK source	250	-	_	ns



348

#### Table 107. Synchronous SIO Electrical Characteristics ( $T_A = -40^{\circ}C$ to +85°C, $V_{DD} = 1.8V$ to 5.5V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
SI hold time to SCK high	t <sub>KSI</sub>	External SCK source	400	_	_	ns
		Internal SCK source	400	_	_	ns
Output delay for SCK to SO	t <sub>KSO</sub>	External SCK source	_	_	_	ns
		Internal SCK source	_	_	_	ns

# Table 108. LCD Contrast Controller Electrical Characteristics $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{DD} = 1.8 \text{ V to } 5.5 \text{ V})$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Resolution	_	$T_A = 25^{\circ}C$	_	-	4	bit
Linearity	R <sub>LIN</sub>	V <sub>DD</sub> = 5.0V, ¼ bias	-	-	±1.0	LSB
Max output voltage	$V_{LPP}$	$V_{LC0} = V_{DD} = 5.0 V$ , the brightest level	4.9	-	$V_{LC0}$	V

# Table 109. Internal Watchdog Timer RC Oscillator Electrical Characteristics $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{DD} = 1.8 \text{ V to } 5.5 \text{ V})$

Parameter	Symbol	Conditions		Min.	Тур.	Max.	Unit
Frequency	f <sub>WDTRC</sub>	Normal/ Idle Mode	T <sub>A</sub> = 25°C	16	32	48	kHz
		Stop Mode		9	18	27	-
Stabilization time	T <sub>WDTS</sub>	_		_	_	500	μs
Current	IWDTRC	Enable		_	1	3	μA
consumption		Disable		_	_	0.1	-









Table 110. UART Timing Characteristics in Mode  $0^1$  (12.0 MHz; T<sub>A</sub> = -40°C to +85°C, V<sub>DD</sub> = 1.8V to 5.5V; Load Capacitance = 80pF)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Serial port clock cycle time <sup>2</sup>	t <sub>SCK</sub>	1160	t <sub>CPU</sub> x 16	1500	ns
Output data setup to clock rising edge	t <sub>S1</sub>	500	t <sub>CPU</sub> x 13	-	ns
Clock rising edge to input data valid	t <sub>S2</sub>	_	-	500	ns
Output data hold after clock rising edge <sup>2</sup>	t <sub>H1</sub>	t <sub>CPU</sub> –50	t <sub>CPU</sub>	-	ns
Input data hold after clock rising edge	t <sub>H2</sub>	0	-	-	ns
Serial port clock High, Low level width <sup>2</sup>	t <sub>HIGH</sub> , t <sub>LOW</sub>	450	t <sub>CPU</sub> x 8	890	ns

Notes:

1. All timings are in nanoseconds (ns) and assume a 12.0MHz CPU clock frequency.

2.  $t_{CPU} = 1$  UART clock period.








Figure 126. Waveform for UART Timing Characteristics




Figure 127. Timing Waveform for the UART Module

**Notes:** The symbols shown in Figure 127 are defined as:

- f<sub>SCK</sub> = Serial port clock cycle time.
- $t_{S1}$  = Output data setup to clock rising edge.
- $t_{S2}$  = Clock rising edge to input data valid.01
- $t_{H1}$  = Output data hold after clock rising edge.
- $t_{H2}$  = Input data hold after clock rising edge.



351

### Table 111. Main Oscillator Characteristics ( $T_A = -40^{\circ}C$ to +85°C, $V_{DD} = 1.8V$ to 5.5V)

Oscillator	Clock Configuration	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Crystal	C1	Main	2.2V-5.5V	0.4	_	12.0	MHz
		oscillation frequency	1.8V–5.5V	0.4	-	4.2	MHz
Ceramic	C1	Main	2.2V–5.5V	0.4	_	12.0	MHz
oscillator		oscillation frequency	1.8V–5.5V	0.4	_	4.2	MHz
External	► <b>Γ</b>	X <sub>IN</sub> input	2.2V–5.5V	0.4	_	12.0	MHz
clock		frequency	1.8V–5.5V	0.4	_	4.2	MHz
RC		Frequency	5.0V	0.4	_	2.0	MHz
oscillator	R Zout		3.0V	0.4	_	1.0	MHz

Table 112. Suboscillation Characteristics (T<sub>A</sub> = -40°C to +85°C, V<sub>DD</sub> = 1.8V to 5.5V)

Oscillator	Clock Configuration	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Crystal		Suboscillation frequency	1.8V–5.5V	_	32.768	-	kHz
External clock		X <sub>TIN</sub> frequency	1.8V–5.5V	32	-	100	kHz



352

### Table 113. Main Oscillation Stabilization Time ( $T_A = -40^{\circ}C$ to +85°C, $V_{DD} = 1.8V$ to 5.5V)

Parameter	Test Condition	Min.	Тур.	Max.	Unit
Crystal	$f_X > 1 MHz$ ; oscillation stabilization	_	_	40	ms
Ceramic	occurs when V <sub>DD</sub> is equal to the minimum oscillator voltage range.	-	-	10	ms
External clock	$X_{\text{IN}}$ input high and low width (t_{XH}, t_{XL})	62.5	-	1250	ns




Figure 128. Clock Timing Measurement at X<sub>IN</sub>

Parameter	Test Condition	Min.	Тур.	Max.	Unit
Crystal	-	_	-	10	S
External clock	$X_{TIN}$ input high and low width (t <sub>XTH</sub> , t <sub>XTL</sub> )	5	_	15	μs







Figure 129. Clock Timing Measurement at X<sub>TIN</sub>



Supply Voltage (V) CPU Clock = 1/4n x oscillator frequency (n = 1, 2, 8, 16)

Figure 130. Operating Voltage Range





### Table 115. Internal Flash ROM Electrical Characteristics ( $T_A = -40^{\circ}C$ to +85°C, $V_{DD} = 1.8V$ to 5.5V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Programming time <sup>1</sup>	Ftp	_	20	25	30	μs
Chip erasing time <sup>2</sup>	Ftp1	_	32	50	70	ms
Sector erasing time <sup>3</sup>	Ftp2	_	4	8	12	ms
Number of writes/erases	$FN_WE$	_	_	-	10000 <sup>4</sup>	times

Notes:

1. Programming time = the time during which one byte (8-bit) is programmed.

2. Chip erasing time = the time during which the entire 64KB block is erased.

3. Sector erasing time = the time during which the entire 128-byte block is erased.

4. Chip erasing is available in Tool Program Mode only.



# Chapter 26. Mechanical Data

The S3F8S45 microcontroller is currently available in 44-pin QFP, 42-pin SDIP, and 32-pin SDIP packages. A mechanical drawing of the 44-pin QFP package is shown in Figure 131.





Figure 131. Package Dimensions, 44-Pin QFP Package

**Note:** Dimensions in Figure 131 are expressed in millimeters.

>




A mechanical drawing of the 42-pin SDIP package is shown in Figure 132.



Note: Dimensions in Figure 132 are expressed in millimeters.



A mechanical drawing of the 32-pin SDIP package is shown in Figure 133.



**Note:** Dimensions in Figure 133 are expressed in millimeters.





# Chapter 27. S3F8S45 Flash MCU

This chapter describes Tool Program Mode operation for the S3F8S45 Flash MCU. To learn more about User Program Mode operation, refer to the <u>Embedded Flash Memory</u> <u>Interface</u> chapter on page 327.

The S3F8S45 microcontroller features an on-chip Flash MCU ROM which is accessed by serial data format.

Pin assignments for the 44-pin QFP package are shown in Figure 134.




Figure 134. S3F8S45 Pin Assignments, 44-QFP Package



Pin assignments for the 42-pin SDIP package are shown in Figure 135.





Figure 135. S3F8S45 Pin Assignments, 42-SDIP Package

Pin assignments for the 32-pin SDIP package are shown in Figure 136.







360

Main Chip **During Programming** Pins Pin Name **Pin Name** 44-Pin 42-Pin 32-Pin I/O Function Serial data pin; output port when reading P3.5 SDAT 3 9 30 I/O and input port when writing. Can be assigned as an input/push-pull output port. P3.6 SCLK 4 10 31 I/O Serial clock pin; input only. TEST 9 15 4 Tool Mode selection when TEST/ V<sub>PP</sub> pin Т  $V_{PP}$ sets logic value 1. If using Flash writer in Tool Mode (e.g., spw2+, etc.), connect the TEST/V<sub>PP</sub> pin to V<sub>DD</sub>. The S3F8S45 MCU supplies 12.5V via the internal highvoltage generation circuit. nRESET nRESET 12 7 Chip initialization. 18 Т XIN X<sub>IN</sub> 8 14 3 When P0.2/nRESET is configured as P0.2 by Smart Options, this pin should be connected to V<sub>SS</sub> during programming.  $V_{DD}$ V<sub>DD</sub> 5 11 31 Power supply pin for logic circuit. V<sub>DD</sub> \_ should be tied to 5V during programming.  $V_{SS}$ 6 12 1  $V_{SS}$ \_

#### Table 116. Pins Used to Read/Write the Flash ROM

## 27.1. Test Pin Voltage

The TEST pin on the socket board for the MTP Writer must be connected to  $V_{DD}$  (5.0V) with RC delay as shown in Figure 137 (only when SPW 2+ and GW-pro2 are used). The TEST pin on this socket board must not be connected to  $V_{PP}$  (12.5V), which is generated from the MTP Writer. Therefore, the specific socket board for the S3F8S45 MCU must be used when writing or erasing using the MTP Writer.




Figure 137. RC Delay Circuit



#### 361


## 27.2. Onboard Writing


The S3F8S45 requires only six signal lines, including the  $V_{DD}$  and  $V_{SS}$  pins, for writing internal Flash memory with the serial protocol. Therefore, onboard writing is possible if the writing signal lines are considered when the application board is designed.

## 27.3. Circuit Design Guide

As Flash memory is being written to, the writing tool requires the following six signal lines:  $V_{SS}$ ,  $V_{DD}$ , nRESET, TEST, SDAT, and SCLK. When designing the PCB circuits, consider how these signal lines will be used for onboard writing operations. The TEST pin is normally connected to  $V_{SS}$ ; however, in writing mode, a resistor should be inserted between the TEST pin and  $V_{SS}$ . The nRESET, SDAT, and SCLK lines should be treated with the same consideration.

when designing your application board, be careful that you design the circuitry related to these signal pins, because the rise and fall timing of the  $V_{PP}$ , SCLK, and SDAT lines will be very important for proper programming. See Figure 138.







An IXYS Company 362

**Note:** If the writer tool you are using is the SPW 2+ or the GW-pro2, refer to Figure 137 on page 360.

Pin Name	I/O Mode in Application	<b>Resistor Required?</b>	Required Value
V <sub>PP</sub> (TEST)	Input	Yes	RV <sub>PP</sub> is 10kΩ to 50kΩ. CV <sub>PP</sub> is 0.01μF to 0.02μF.
nRESET	Input	Yes	RnRESET is $2k\Omega$ to $5k\Omega$ . CnRESET is $0.01\mu$ F to $0.02\mu$ F.
SDAT(I/O)	Input	Yes	RSDAT is $2k\Omega$ to $5k\Omega$ .
	Output	No	
SCLK(I/O)	Input	Yes	RSDAT is $2k\Omega$ to $5k\Omega$ .
	Output	No	_

#### Table 117. Circuit Connections

Note: In Onboard Writing Mode, a very high-speed signal will be provided to the SCLK and SDAT pins that can cause damage to the application circuits connected to the SCLK or SDAT ports if the application circuit is designed for high-speed response, such as a relay control circuit. If possible, the I/O configuration of the SDAT and SCLK pins must set to Input Mode. The value of R, C in this table is the recommended value; this value varies with the system circuitry.



# Chapter 28. Development Tools

Zilog provides a powerful and easy-to-use development support system on a turnkey basis. This development support system is composed of a host system, debugging tools, and supporting software. Any standard computer running Windows 7 (32-/64-bit), Windows Vista (32-/64-bit), and Windows XP operating systems can be used as a host.

A sophisticated debugging tool is provided in both hardware and software formats: the powerful OPENice-i500/i2000 in-circuit emulator and the SK-1200 SmartKit. Zilog also offers supporting software that includes a debugger, an assembler, and a program for setting options.

## 28.1. Development System Configuration




Figure 139 shows the basic configuration of the development system.

Figure 139. Development System Configuration





## 28.2. Target Board

The TB8S45 Target Board is specific to the S3F8S45 MCU, and ships complete with all target system cables and adapters. This target board is operated as a target CPU with an emulator (OPENIce I-500/2000, SK-1200).




Figure 140. TB8S45 Target Board Configuration

**Notes: IDLE LED.** This LED is ON when the S3E8S40 evaluation chip is in Idle Mode. **STOP LED.** This LED is ON when the S3E8S40 evaluation chip is in Stop Mode.



Table 118 lists the power selection settings for the TB8S45 target board.

### Table 118. TB8S45 Target Board Components

Symbol	Usage	Description
CN1	100-pin connector	Connection between emulator and TB8S45 target board.
J101, J102	50-pin connector	Connection between target board and user application system.
RESET	Push button	Generation low active reset signal to S3F8S45 EVA-chip.
V <sub>DD</sub> , GND	POWER connector	External power connector for the TB8S45 target board.
STOP, IDLE LED	STOP/IDLE Display	Indicates the STOP or IDLE status of the S3F8S45 EVA chip on the TB8S45 target board.
CN8	Flash serial programming	Signal points for programming Flash ROM by the external programmer. Do not use when in User Mode.
SW6	P0.0/X <sub>IN</sub> and P0.1/X <sub>OUT</sub> selection	When used by P0.0/P0.1, turn this switch ON. When used by $X_{IN}/X_{OUT}$ , turn this switch OFF.

Table 119 lists the power selection settings for the TB8S45 target board.

### Table 119. TB8S45 Target Board Jumper Settings

JP#	Description	1-2 Connection	2-3 Connection	Default Setting
JP2	Clock source selection.	generated from the emulator, join connector 2-3		Emulator 2-3 4-5
J1	External clock source.	Connecting points for th	-	
CN5	Smart Option source selection.	The Smart Option is selected with an external Smart Option switch (SW1 & SW2).	The Smart Option is selected by an internal Smart Option area (i.e., the 003Eh–003Fh address range of ROM). However, this selection is not available.	Join 1-2



Embedded in Life

366

#### Default JP# Description **1-2** Connection 2-3 Connection Setting SW1, Smart Option selection. The Smart Option can be selected by this switch SW2 when the Smart Option source is selected externally. B7-B0 are comparable to 003Eh.7-.0. B15-B8 are comparable to 003Fh.7–.0. To learn more, see the Smart Option section on page 22. CN4 Target board mode selection. Main Mode EVA Mode Join 2-3 То Target system is supplied V<sub>DD</sub>. V<sub>DD</sub> to the Target V<sub>DD</sub> to the Target Join 2-3 User\_ Board is not supplied Board is supplied from $V_{CC}$ from the user's system. the user's system. CN3 $V_{DD}$ User power Join 1-2 AV<sub>REF</sub> power source.

#### Table 119. TB8S45 Target Board Jumper Settings (Continued)





Figure 141 shows the pin assignments for one of the TB8S45 Target Board's two 50-pin connector, J102.




Figure 141. TB8S45 50-Pin J102 Connector






Figure 142 shows the pin assignments for the second of the TB8S45 Target Board's two 50-pin connector, J101.




Figure 142. TB8S45 50-Pin J101 Connector

## 28.3. Programming Socket Adapter

When programming Flash memory with an emulator or OTP/MTP writer, a specific programming socket adapter is required for the S3F8S45 MCU.



## 28.4. Probe Adapter

Figure 143 shows the probe adapter for the S3F8S45 MCU's 44-pin QFP package.




Figure 143. S3F8S45 Probe Adapter for the 44-Pin QFP Package




Figure 144 shows the probe adapter for the S3F8S45 MCU's 42-pin SDIP package.

Figure 144. S3F8S45 Probe Adapter for the 42-Pin SDIP Package






Figure 145 shows the probe adapter for the S3F8S45 MCU's 32-pin SDIP package.

Figure 145. S3F8S45 Probe Adapter for the 32-Pin SDIP Package

## 28.5. Third Parties for Development Tools

Zilog provides a complete line of development tools that support the S3 Family of Microcontrollers. With long experience in developing MCU systems, these third party firms are bonafide leaders in MCU development tool technology.


In-circuit emulators:

- OPENice-i500/2000
- SK-1200 SmartKit

**OTP/MTP** Programmers:

- GW-Uni2
- AS-Pro2
- Elnec programmers

To obtain the S3 Family development tools that will satisfy your S3F8S45 development objectives, contact your local <u>Zilog Sales Office</u>, or visit Zilog's <u>Third Party Tools page</u> to review our list of third party tool suppliers.





# Chapter 29. Ordering Information

Table 120 identifies the basic features and package styles available for the S3F8S45 MCU.


Device	Flash Size	RAM Size	LCD	GPIO	ADC	SIO	Package
S3F8S45XZZ-QZ85	16KB	550 Bytes	19 seg. x 8 com.	38	10 bits x 9 channels		44-Pin QFP
S3F8S45XZZ-AQ95	16KB	550 Bytes	19 seg. x 4 com.	36	10 bits x 7 channels		32-Pin SDIP
S3F8S45XZZ-AO95	16KB	550 Bytes	12 seg. x 4 com.	26	10 bits x 4 channels		32-Pin SDIP
S3F8S45XZZ-C0C5	16KB	550 Bytes	19 seg. x 8 com.	38	10 bits x 9 channels	UART x2, SIO	Pellet (Die)

Table 120. Ordering Information for the S3F8S45 MCU

### 29.1. Part Number Suffix Designations

Zilog part numbers consist of a number of components. For example, part number S3F8S45XZZ-QZ85 is an unmasked 8-bit MCU with 16KB of Flash memory in a 44-pin QFP package and built using lead-free solder.







# Chapter 30. Customer Support

To share comments, get your technical questions answered, or report issues you may be experiencing with our products, please visit Zilog's Technical Support page at <a href="http://support.zilog.com">http://support.zilog.com</a>.

To learn more about this product, find additional documentation, or to discover other facets about Zilog product offerings, please visit the Zilog Knowledge Base at <u>http://</u> <u>zilog.com/kb</u> or consider participating in the Zilog Forum at <u>http://zilog.com/forum</u>.

This publication is subject to replacement by a later edition. To determine whether a later edition exists, please visit the Zilog website at <u>http://www.zilog.com</u>.