S7IWS-Nx0 Based MCPs
Stacked Multi-Chip Product (MCP)
128/256/512 Megabit (32M/16M x 16 bit) CMOS
1.8 Volt-only Simultaneous Read/Write,
Burst-mode Flash Memory with
pSRAM Type 4



**Data Sheet** 

ADVANCE INFORMATION

**Notice to Readers:** This document states the current technical specifications regarding the Spansion product(s) described herein. Each product described herein may be designated as Advance Information, Preliminary, or Full Production. See Notice On Data Sheet Designations for definitions.



## **Notice On Data Sheet Designations**

Spansion LLC issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

#### **Advance Information**

The Advance Information designation indicates that Spansion LLC is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion LLC therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion LLC. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion LLC reserves the right to change or discontinue work on this proposed product without notice."

### **Preliminary**

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

#### Combination

Some data sheets will contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document will distinguish these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

#### **Full Production (No Designation on Document)**

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or V<sub>IO</sub> range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion LLC applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion LLC deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local AMD or Fujitsu sales office.

### S7IWS-Nx0 Based MCPs

Stacked Multi-Chip Product (MCP)
128/256/512 Megabit (32M/I6M x I6 bit) CMOS
1.8 Volt-only Simultaneous Read/Write,
Burst-mode Flash Memory with
pSRAM Type 4



ADVANCE INFORMATION

## **General Description**

The S71WS-N Series is a product line of stacked Multi-Chip Product (MCP) packages and consists of the following items:

- One or more flash memory die
- pSRAM Type 4—Compatible pSRAM

The products covered by this document are listed in the table below. For details about their specifications, please refer to the individual constituent datasheet for further details.

Device		Flash D	ensity		pSRAM Density			
Device	512 Mb	256 Mb	128 <b>M</b> b	64 <b>M</b> b	128 Mb	64 Mb	32 Mb	l6 Mb
S71WS512ND0								
S71WS256ND0		•						
S71WS256NC0		•		•				
S71WS128NC0			•			•		

## **Distinctive Characteristics**

### **MCP Features**

- Power supply voltage of 1.7 V to 1.95 V
- Burst Speed: 54 MHz, 66 MHz
- Package
  - 8 x 11.6 mm, 9 x 12 mm
- Operating Temperature
  - Wireless, -25° C to +85° C



# **Contents**

S7IV	NS	5-N	x0 Based MCPs
	I	Pro	duct Selector Guide
	2	Ord	lering Information
	3	Inpu	ut/Output Descriptions
	4	MC	P Block Diagram
	5	Cor	nnection Diagrams/Physical Dimensions
		5.1	Special Handling Instructions for FBGA Packages
		5.2	Connection Diagrams
			5.2.I I.8 V RAM Type 4 – Based Pinout
			5.2.2 Look-Ahead Connection Diagram
		5.3	Physical Dimensions
			5.3.I TLA084—84-ball Fine-Pitch Ball Grid Array (FBGA) II.6 x 8.0 x I.2 mm
			5.3.2 TSD084—84-ball Fine-Pitch Ball Grid Array (FBGA) 12.0 x 9.0 x 1.2 mm
			5.3.3 FEA084—84-ball Fine-Pitch Ball Grid Array (FBGA) 12.0 x 9.0 x 1.4 mm
<b>S29</b> \	W	S-N	l MirrorBit™ Flash Family
	6		ut/Output Descriptions & Logic Symbol
	7		ck Diagram
	8		litional Resources
	9		duct Overview
	•	9.1	Memory Map
	10		rice Operations
	- •	10.1	Device Operation Table
			Asynchronous Read.
			Synchronous (Burst) Read Mode & Configuration Register
		.0.5	10.3.4 Continuous Burst Read Mode.
			10.3.5 8-, 16-, 32-Word Linear Burst Read with Wrap Around
			10.3.6 8-, 16-, 32-Word Linear Burst without Wrap Around
			10.3.7 Configuration Register.
		10.4	Autoselect
			Program/Erase Operations
			10.5.1 Single Word Programming.
			10.5.2 Write Buffer Programming
			10.5.3 Sector Erase
			10.5.4 Chip Erase Command Sequence
			10.5.5 Erase Suspend/Erase Resume Commands
			10.5.6 Program Suspend/Program Resume Commands
			10.5.7 Accelerated Program/Chip Erase
			10.5.8 Unlock Bypass.
			10.5.9 Write Operation Status
		10.6	Simultaneous Read/Write
		10.7	Writing Commands/Command Sequences
		10.8	Handshaking
		10.9	Hardware Reset
			Software Reset
	Ш	Adv	vanced Sector Protection/Unprotection
		II.I	Lock Register
		II.2	Persistent Protection Bits
		II.3	Dynamic Protection Bits
		II.4	Persistent Protection Bit Lock Bit
		11.5	Password Protection Method.
		II.6	Hardware Data Protection Methods
			II.6.I WP# Method



		II.6.2 ACC Method
		II.6.3 Low V <sub>CC</sub> Write Inhibit
		II.6.4 Write Pulse "Glitch Protection"
		II.6.5 Power-Up Write Inhibit
12	Pow	er Conservation Modes64
	12.1	Standby Mode
		Automatic Sleep Mode
	12.3	Hardware RESET# Input Operation
		Output Disable (OE#)64
13		red Silicon Sector Flash Memory Region
	13.1	Factory Secured SiliconSector
	13.2	Customer Secured Silicon Sector
	13.3	Secured Silicon Sector Entry/Exit Command Sequences
14		trical Specifications
	14.1	Absolute Maximum Ratings
	14.2 14.3	Operating Ranges
	14.3 14.4	Test Conditions 69
	14.4 14.5	Key to Switching Waveforms
	14.5	Switching Waveforms
	14.7	V <sub>CC</sub> Power-up
		AC Characteristics
	17.0	14.8.I CLK Characterization
		14.8.2 Synchronous/Burst Read
		14.8.3 Timing Diagrams
		14.8.4 AC Characteristics—Asynchronous Read
		14.8.5 Hardware Reset (RESET#)
		14.8.6 Erase/Program Timing
		14.8.7 Erase and Programming Performance
		14.8.8 BGA Ball Capacitance
15	App	endix
	15.1	Common Flash Memory Interface
		ımonly Used Terms98
1.8 <b>V</b> p	SRA	۱۵۱ Type 4
17	Pin	Description
18		tional Block Diagram
19	Pow	er Up Sequence
20	Pow	er Up and Standby Mode Timing Diagrams
		Power Up
		Standby Mode
		tional Description
22		e Register Setting Operation
	22.1	Mode Register Set (MRS)
		Mode Register Setting Timing
23	-	chronous OperationIIC
		Asynchronous 4 Page Read Operation
		Asynchronous Write Operation
24		Asynchronous Write Operation in Synchronous Mode
24		Synchronous Burst Read Operation
		Synchronous Burst Write Operation
25		hronous Burst Operation Terminology
23		Clock (CLK)
	/ 7 !	
	25.I 25.2	
	25.2	Latency Count



			Burst Stop	
			Burst Type	
	26		v Power Features	
			Partial Array Refresh (PAR) mode	
			Driver Strength Optimization.	
		26.1	<u> </u>	
	27		solute Maximum Ratings	
			Recommended Operating Conditions	
			pacitance (Ta = 25°C, f = I MHz)	
			and Operating Characteristics	
			Common	
	31		Operating Conditions	
	-	31.1	Test Conditions (Test Load and Test Input/Output Reference)	
		31.2	Asynchronous AC Characteristics	
		31.3	Timing Diagrams	
			31.3.1 Asynchronous Read Timing Waveform	
			3I.3.2 Asynchronous Write Timing Waveform	
			31.3.3 Asynchronous Write Timing Waveform in Synchronous Mode	
			31.3.4 Asynchronous Write Timing Waveform in Synchronous Mode	
	32	AC	Operating Conditions	
		32.I	Test Conditions (Test Load and Test Input/Output Reference)	
		32.2	· · · · · · · · · · · · · · · · · · ·	
		32.3	,	
			32.3.1 Synchronous Burst Operation Timing Waveform	
			32.3.2 Synchronous Burst Read Timing Waveforms	
			32.3.3 Synchronous Burst Read Stop Timing Waveform	I36
			32.3.4 Synchronous Burst Write Stop Timing Waveform	137
			32.3.5 Synchronous Burst Read Suspend Timing Waveform	138
	33	Tra	nsition Timing Waveform Between Read And Write	139
1.8 <b>V</b>	-		<b>AM</b> Type 4	
			Description	
			ver Up Sequence	
	36		ver Up and Standby Mode Timing Diagrams	
			Power Up	
			Standby Mode	
			actional Description	
	38		de Register Setting Operation	
			Mode Register Set (MRS)	
	20		richronous Operation	
	37		Asynchronous 4 Page Read Operation	
			Asynchronous Write Operation	
			Asynchronous Write Operation in Synchronous Mode	
	<b>4</b> 0		chronous Burst Operation	
	-10	40.I		
			Synchronous Burst Write Operation.	
	41		chronous Burst Operation Terminology	
		41.1	Clock (CLK)	
		41.2	Latency Count	
		41.3	Burst Length.	
		41.4	Burst Stop	
		41.5	•	
		TI.J	Wait Control (WAII#)	133
		41.6	Wait Control (WAIT#)	

### Advance Information



42	Low Power Features	I57
	42.I Internal TCSR	157
	42.2 Driver Strength Optimization	
	42.3 Partial Array Refresh (PAR) mode	157
43	Absolute Maximum Ratings	158
	DC Recommended Operating Conditions	
45	Capacitance (Ta = 25°C, f = I MHz)	158
	DC and Operating Characteristics	
	46.I Common	
47	AC Operating Conditions	159
	47.I Test Conditions (Test Load and Test Input/Output Reference)	
	47.2 Asynchronous AC Characteristics	
	47.3 Timing Diagrams	
	47.3.1 Asynchronous Read Timing Waveform	
	47.3.2 Asynchronous Write Timing Waveform	163
	47.3.1 Asynchronous Write Timing Waveform in Synchronous Mode	
48	AC Operating Conditions	169
	48.I Test Conditions (Test Load and Test Input/Output Reference)	
	48.2 Synchronous AC Characteristics	
	48.3 Timing Diagrams	
	48.3.1 Synchronous Burst Operation Timing Waveform	
	48.3.2 Synchronous Burst Read Timing Waveforms	
	48.3.3 Synchronous Burst Read Stop Timing Waveform	177
	48.3.4 Synchronous Burst Write Stop Timing Waveform	
	48.3.5 Synchronous Burst Read Suspend Timing Waveform	
49	Transition Timing Waveform Between Read And Write	180
50	Revisions	194



# **Tables**

Table 3.1	Input/Output Descriptions	. 12
Table 6.1	Input/Output Descriptions	. 2
Table 9.1	S29WS256N Sector & Memory Address Map	. 24
Table 9.2	S29WS128N Sector & Memory Address Map	. 25
Table 10.1	Device Operations	. 26
Table 10.2	Address Latency (S29WS256N)	. 28
Table 10.3	Address Latency (S29WS128N)	. 28
Table 10.4	Address/Boundary Crossing Latency (S29WS256N @ 80MHz)	. 28
	Address/Boundary Crossing Latency (S29WS256N @ 66 MHz)	
	Address/Boundary Crossing Latency (S29WS256N @ 54MHz)	
	Address/Boundary Crossing Latency (S29WS128N)	
	Burst Address Groups	
Table 10.9	Configuration Register	. 3
	Autoselect Addresses	
	Autoselect Entry	
	Autoselect Exit	
	Software Functions and Sample Code	
	Software Functions and Sample Code	
	Software Functions and Sample Code	
	Software Functions and Sample Code	
	Software Functions and Sample Code	
	Software Functions and Sample Code	
	Software Functions and Sample Code	
	Write Operation Status	
	Reset LLD Function = Ild_ResetCmd).	
	Lock Register	
	Advanced Sector Protection Software Examples	
Table 13.1	Addresses	
Table 13.1	Secured Silicon Sector Entry	
Table 13.3	Secured Silicon Sector Program	
Table 13.4	Secured Silicon Sector Exit.	
Table 14.1	Test Specifications	
Table 14.1	Synchronous Wait State Requirements	
Table 14.2	Memory Array Commands	
Table 15.1	Sector Protection Commands	
	CFI Query Identification String	
	· · · · · · · · · · · · · · · · · · ·	
	Device Geometry Definition	
	, and the second	
	Primary Vendor-Specific Extended Query	
Table 21.1	Asynchronous 4 Page Read & Asynchronous Write Mode (A15/A14=0/0)	
Table 21.2	Synchronous Burst Read & Asynchronous Write Mode (A15/A14=0/1)	
Table 21.3	Synchronous Burst Read & Synchronous Burst Write Mode(A15/A14 = 1/0)	
Table 22.1	Mode Register Setting According to Field of Function	
Table 22.2	Mode Register Set	
Table 22.3	MRS AC Characteristics	
Table 25.1	Latency Count Support	
Table 25.2	Number of CLocks for 1st Data	
Table 25.3	Burst Sequence	
Table 26.1	PAR Mode Characteristics	
Table 31.1	Asynchronous Read AC Characteristics	
Table 31.2	Asynchronous Page Read AC Characteristics	
Table 31.3	Asynchronous Write AC Characteristics	
Table 31 4	Asynchronous Write AC Characteristics (LIR# & LR# Controlled)	123

### Advance Information



Table 31.5	Asynchronous Write in Synchronous Mode AC Characteristics	123
Table 31.6	Asynchronous Write in Synchronous Mode AC Characteristics	124
Table 31.7	Asynchronous Write in Synchronous Mode AC Characteristics	125
Table 31.8	Asynchronous Write in Synchronous Mode AC Characteristics	126
Table 31.9	Asynchronous Write in Synchronous Mode AC Characteristics	
Table 32.1	Burst Operation AC Characteristics	130
Table 32.2	Burst Read AC Characteristics	131
Table 32.3	Burst Read AC Characteristics	132
Table 32.4	Burst Read AC Characteristics	133
Table 32.5	Burst Write AC Characteristics	134
Table 32.6	Burst Write AC Characteristics	135
Table 32.7	Burst Read Stop AC Characteristics	136
Table 32.8	Burst Write Stop AC Characteristics	
Table 32.9	Burst Read Suspend AC Characteristics	138
Table 33.1	Burst Read to Asynchronous Write (Address Latch Type) AC Characteristics	139
Table 33.2	Burst Read to Asynchronous Write (Low ADV# Type) AC Characteristics	140
Table 33.3	Asynchronous Write (Address Latch Type) to Burst Read AC Characteristics	141
Table 33.4	Asynchronous Write (Low ADV# Type) to Burst Read AC Characteristics	142
Table 33.5	Asynchronous Write (Low ADV# Type) to Burst Read AC Characteristics	143
Table 33.6	Asynchronous Write (Low ADV# Type) to Burst Read AC Characteristics	144
Table 37.1	Asynchronous 4 Page Read & Asynchronous Write Mode (A15/A14=0/0)	148
Table 37.2	Synchronous Burst Read & Asynchronous Write Mode (A15/A14=0/1)	148
Table 37.3	Synchronous Burst Read & Synchronous Burst Write Mode(A15/A14 = 1/0)	149
Table 38.1	Mode Register Setting According to Field of Function	150
Table 38.2	Mode Register Set	150
Table 38.3	MRS AC Characteristics	151
Table 41.1	Latency Count Support	154
Table 41.2	Number of CLocks for 1st Data	154
Table 41.3	Burst Sequence	156
Table 42.1	PAR Mode Characteristics	157
Table 47.1	Asynchronous Read AC Characteristics	161
Table 47.2	Asynchronous Page Read AC Characteristics	162
Table 47.3	Asynchronous Write AC Characteristics	163
Table 47.4	Asynchronous Write AC Characteristics (UB# & LB# Controlled)	164
Table 47.5	Asynchronous Write in Synchronous Mode AC Characteristics	165
Table 47.6	Asynchronous Write in Synchronous Mode AC Characteristics	166
Table 47.7	Asynchronous Write in Synchronous Mode AC Characteristics	167
Table 47.8	Asynchronous Write in Synchronous Mode AC Characteristics	168
Table 48.1	Burst Operation AC Characteristics	171
Table 48.2	Burst Read AC Characteristics	172
Table 48.3	Burst Read AC Characteristics	173
Table 48.4	Burst Read AC Characteristics	174
Table 48.5	Burst Write AC Characteristics	175
Table 48.6	Burst Write AC Characteristics	176
Table 48.7	Burst Read Stop AC Characteristics	177
Table 48.8	Burst Write Stop AC Characteristics	178
Table 48.9	Burst Read Suspend AC Characteristics	179
Table 49.1	Burst Read to Asynchronous Write (Address Latch Type) AC Characteristics	180
Table 49.2	Burst Read to Asynchronous Write (Low ADV# Type) AC Characteristics	181
Table 49.3	Asynchronous Write (Address Latch Type) to Burst Read AC Characteristics	182
Table 49.4	Asynchronous Write (Low ADV# Type) to Burst Read AC Characteristics	183
Table 49.5	Asynchronous Write (Low ADV# Type) to Burst Read AC Characteristics	184
Table 49 6	Asynchronous Write (Low ADV# Type) to Burst Read AC Characteristics	185



# **Figures**

Figure 7.1	S29WS-N Block Diagram	
Figure 10.1	Synchronous/Asynchronous State Diagram	
Figure 10.2	Synchronous Read	
Figure 10.3	Single Word Program	
Figure 10.4	Write Buffer Programming Operation	
Figure 10.5	Sector Erase Operation	
Figure 10.6	Write Operation Status Flowchart	
Figure 11.1	Advanced Sector Protection/Unprotection	55
Figure 11.2	PPB Program/Erase Algorithm	58
Figure 11.3	Lock Register Program Algorithm	61
Figure 14.1	Maximum Negative Overshoot Waveform	68
Figure 14.2	Maximum Positive Overshoot Waveform	68
Figure 14.3	Test Setup	69
Figure 14.4	Input Waveforms and Measurement Levels	70
Figure 14.5	V <sub>CC</sub> Power-up Diagram	70
Figure 14.6	CLK Characterization	72
Figure 14.7	CLK Synchronous Burst Mode Read	74
Figure 14.8	8-word Linear Burst with Wrap Around	75
Figure 14.9	8-word Linear Burst without Wrap Around	75
Figure 14.10	Linear Burst with RDY Set One Cycle Before Data	7 <i>6</i>
	Asynchronous Mode Read	
Figure 14.12	Reset Timings	78
-	Chip/Sector Erase Operation Timings	
	Program Operation Timing Using AVD#	
_	Program Operation Timing Using CLK in Relationship to AVD#	
	Accelerated Unlock Bypass Programming Timing	
-	Data# Polling Timings (During Embedded Algorithm)	
	Toggle Bit Timings (During Embedded Algorithm)	
-	Synchronous Data Polling Timings/Toggle Bit Timings	
-	DQ2 vs. DQ6	
•	Latency with Boundary Crossing when Frequency > 66 MHz	
	Latency with Boundary Crossing into Program/Erase Bank	
=	Example of Wait States Insertion	
-	Back-to-Back Read/Write Cycle Timings	
Figure 20.1	Power Up Timing	
Figure 20.2	Standby Mode State Machines	
Figure 22.1	Pin MRS Timing Waveform (OE# = V <sub>IH</sub> )	
Figure 22.2	Software MRS Timing Waveform	
Figure 23.1	Asynchronous 4-Page Read	
Figure 23.2	Asynchronous Write	
Figure 24.1	Synchronous Burst Read	111
Figure 24.2	Synchronous Burst Write	111
Figure 25.1	Latency Configuration (Read)	112
Figure 25.2	WAIT# and Read/Write Latency Control	
Figure 26.1	PAR Mode Execution and Exit	115
Figure 31.1	PAR Mode Execution and Exit	117
Figure 31.2	Timing Waveform Of Asynchronous Read Cycle	119
Figure 31.3	Timing Waveform Of Page Read Cycle	120
Figure 31.4	Timing Waveform Of Write Cycle	121
Figure 31.5	Timing Waveform of Write Cycle(2)	122
Figure 31.6	Timing Waveform Of Write Cycle (Address Latch Type)	123
Figure 31.7	Timing Waveform Of Write Cycle (Low ADV# Type)	124
Figure 31.8	Timing Waveform Of Write Cycle (Low ADV# Type)	
Figure 31.9	Timing Waveform Of Write Cycle (Low ADV# Type)	

### Advance Information



Figure 31.10	Timing Waveform Of Multiple Write Cycle (Low ADV# Type)	127
Figure 32.1	AC Output Load Circuit	
Figure 32.2	Timing Waveform Of Basic Burst Operation	130
Figure 32.3	Timing Waveform of Burst Read Cycle (1)	131
Figure 32.4	Timing Waveform of Burst Read Cycle (2)	132
Figure 32.5	Timing Waveform of Burst Read Cycle (3)	133
Figure 32.6	Timing Waveform of Burst Write Cycle (1)	134
Figure 32.7	Timing Waveform of Burst Write Cycle (2)	135
Figure 32.8	Timing Waveform of Burst Read Stop by CS#	136
Figure 32.9	Timing Waveform of Burst Write Stop by CS#	
Figure 32.10	Timing Waveform of Burst Read Suspend Cycle (1)	
Figure 33.1	Synchronous Burst Read to Asynchronous Write (Address Latch Type)	
Figure 33.2	Synchronous Burst Read to Asynchronous Write (Low ADV# Type)	
Figure 33.3	Asynchronous Write (Address Latch Type) to Synchronous Burst Read Timing	
Figure 33.4	Asynchronous Write (Low ADV# Type) to Synchronous Burst Read Timing	
Figure 33.5	Synchronous Burst Read to Synchronous Burst Write Timing	
Figure 33.6	Synchronous Burst Write to Synchronous Burst Read Timing	
Figure 36.1	Power Up Timing	
Figure 36.2	Standby Mode State Machines	
Figure 38.1	Mode Register Setting Timing (OE# = V <sub>IH</sub> )	
Figure 39.1	Asynchronous 4-Page Read	
Figure 39.2	Asynchronous Write	
Figure 40.1	Synchronous Burst Read	
Figure 40.2	Synchronous Burst Write	
Figure 41.1	Latency Configuration (Read)	154
Figure 41.2	WAIT# and Read/Write Latency Control	
Figure 42.1	PAR Mode Execution and Exit	
Figure 47.1	PAR Mode Execution and Exit	159
Figure 47.2	Timing Waveform Of Asynchronous Read Cycle	161
Figure 47.3	Timing Waveform Of Page Read Cycle	162
Figure 47.4	Timing Waveform Of Write Cycle	163
Figure 47.5	Timing Waveform of Write Cycle(2)	164
Figure 47.6	Timing Waveform Of Write Cycle (Address Latch Type)	165
Figure 47.7	Timing Waveform Of Write Cycle (Low ADV# Type)	166
Figure 47.8	Timing Waveform Of Write Cycle (Low ADV# Type)	16
Figure 47.9	Timing Waveform Of Multiple Write Cycle (Low ADV# Type)	168
Figure 48.1	AC Output Load Circuit	169
Figure 48.2	Timing Waveform Of Basic Burst Operation	171
Figure 48.3	Timing Waveform of Burst Read Cycle (1)	172
Figure 48.4	Timing Waveform of Burst Read Cycle (2)	173
Figure 48.5	Timing Waveform of Burst Read Cycle (3)	174
Figure 48.6	Timing Waveform of Burst Write Cycle (1)	175
Figure 48.7	Timing Waveform of Burst Write Cycle (2)	176
Figure 48.8	Timing Waveform of Burst Read Stop by CS#	
Figure 48.9	Timing Waveform of Burst Write Stop by CS#	
Figure 48.10	Timing Waveform of Burst Read Suspend Cycle (1)	
Figure 49.1	Synchronous Burst Read to Asynchronous Write (Address Latch Type)	
Figure 49.2	Synchronous Burst Read to Asynchronous Write (Low ADV# Type)	
Figure 49.3	Asynchronous Write (Address Latch Type) to Synchronous Burst Read Timing	
Figure 49.4	Asynchronous Write (Low ADV# Type) to Synchronous Burst Read Timing	
Figure 49.5	Synchronous Burst Read to Synchronous Burst Write Timing	
Figure 49.6	Synchronous Burst Write to Synchronous Burst Read Timing	185



# I Product Selector Guide

Device	Model Numbers	Flash	pSRAM Density (Mb)	Flash Speed (MHz)	pSRAM Speed (MHz)	DYB Power-Up State (See Note)	pSRAM Supplier	Package (mm)	
	А3			54	54	0			
S71WS256NC0	A7		64	34	0.1	1		11.6x8.0x1.2	
3717732301700	A2		04	66	66	0		11.000.001.2	
	A6	WS256N			00	1			
	Y3	W3230N	128	54	54	0	1.8V RAM Type 4		
S71WS256ND0	Y7				34	1		9x12x1.2	
371W3230ND0	Y2			66	66	0		781281.2	
	Y6					1			
	E3	WS512N	128	54	54	0			
S71WS512ND0	E7					1		9x12x1.4	
371W3312ND0	E2			66	66	0			
	E6			00	66	1			
	А3	MC400N		54	54	0		-	
S71WS128NC0	A7		64	34	54	1			
3/1W31Z0NCU	A2	WOJIZOW	VS128N 64	66	66	0		11.6x8.0x1.2	
	A6			00	00	1			


**Note:** 0 (Protected), 1 (Unprotected [Default State])

**10 S71WS-Nx0 Based MCPs** S71WS-N\_01\_A4 September 15, 2005



## 2 Ordering Information

The ordering part number is formed by a valid combination of the following:



Valid Combinations								
S71WS128N	С				Α	2, 6, 3, 7		
S71WS256N	D	D	BA, BF	W	E	3, 7		
37 TW3230W	С				Α	2, 6, 3, 7		
S71WS512N	D				Υ	2, 6		
37 TW33 TZIV	D				E	2, 6, 3, 7		

### Package Marking Note:

The package marking omits the leading S from the ordering part number.

### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.



# 3 Input/Output Descriptions


Table 3.1 identifies the input and output package connections provided on the device.

### **Table 3.1 Input/Output Descriptions**

Symbol	Description
A23-A0	Address inputs
DQ15-DQ0	Data input/output
OE#	Output Enable input. Asynchronous relative to CLK for the Burst mode.
WE#	Write Enable input.
$V_{SS}$	Ground
NC	No Connect; not connected internally
RDY	Ready output. Indicates the status of the Burst read. The WAIT# pin of the pSRAM is tied to RDY.
CLK	Clock input. In burst mode, after the initial word is output, subsequent active edges of CLK increment the internal address counter. Should be at $V_{\rm IL}$ or $V_{\rm IH}$ while in asynchronous mode
AVD#	Address Valid input. Indicates to device that the valid address is present on the address inputs.  Low = for asynchronous mode, indicates valid address; for burst mode, causes starting address to be latched.  High = device ignores address inputs
F-RST#	Hardware reset input. Low = device resets and returns to reading array data
F-WP#	Hardware write protect input. At $V_{\rm IL}$ , disables program and erase functions in the four outermost sectors. Should be at $V_{\rm IH}$ for all other conditions.
F-ACC	Accelerated input. At V <sub>HH</sub> , accelerates programming: automatically places device in unlock bypass mode. At V <sub>IL</sub> , disables all program and erase functions. Should be at V <sub>IH</sub> for all other conditions.
R-CE1#	Chip-enable input for pSRAM.
F1-CE#	Chip-enable input for Flash 1. Asynchronous relative to CLK for Burst Mode.
F2-CE#	Chip-enable input for Flash 2. Asynchronous relative to CLK for Burst Mode. This applies to the 512Mb MCP only.
R-MRS	Mode register select for Type 4.
F-VCC	Flash 1.8 Volt-only single power supply.
R-VCC	pSRAM Power Supply.
R-UB#	Upper Byte Control (pSRAM).
R-LB#	Lower Byte Control (pSRAM)
DNU	Do Not Use



## 4 MCP Block Diagram



### Notes:

- 1. For 1 Flash + pSRAM, F1-CE# = CE#. For 2 Flash + pSRAM, CE# = F1-CE# and F2-CE# is the chip-enable pin for the second Flash.
- 2. Only needed for S71WS512N.
- 3. For the 128M pSRAM devices, there are 23 shared addresses.



## 5 Connection Diagrams/Physical Dimensions

This section contains the I/O designations and package specifications for the S71WS-N.

### 5.1 Special Handling Instructions for FBGA Packages

Special handling is required for Flash Memory products in FBGA packages.

Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150° C for prolonged periods of time.

S7IWS-Nx0 Based MCPs


14



### 5.2 Connection Diagrams

### 5.2.1 1.8 V RAM Type 4 – Based Pinout

84-ball Fine-Pitch Ball Grid Array
Type 4-based Pinout (Top View, Balls Facing Down)




#### Notes:

- 1. In MCPs based on a single S29WS256N (S71WS256N), ball B5 is RFU. In MCPs based on two S29WS256N (S71WS512), ball B5 is or F2-CE#.
- 2. Addresses are shared between Flash and RAM depending on the density of the pSRAM.

MCP	Flash-only Addresses	Shared Addresses
S71WS128NC0	A22	A21-A0
S71WS256NC0	A23-A22	A21-A0
S71WS512ND0	A23	A22-A0



### 5.2.2 Look-Ahead Connection Diagram



### Notes:

- 1. In a 3.0V system, the GL device used as Data has to have WP tied to  $V_{\it CC}$
- 2. F1 and F2 denote XIP/Flash, F3 and F4 denote Data/Companion Flash


Ball	3.0 V V <sub>CC</sub>	I.8 V V <sub>CC</sub>
D2	NC	F-WP#
D5	WP#/ACC	ACC
F5	RY/BY	F-RDY/R-WAIT#

16



#### 5.3 **Physical Dimensions**

#### 5.3.1 TLA084-84-ball Fine-Pitch Ball Grid Array (FBGA) 11.6 x 8.0 x 1.2 mm



PACKAGE		TLA 084			
JEDEC		N/A			
DxE	11.6	60 mm x 8.00 PACKAGE	mm		
SYMBOL	MIN	NOM	MAX	NOTE	
Α			1.20	PROFILE	
A1	0.17			BALL HEIGHT	
A2	0.81		0.97	BODY THICKNESS	
D		11.60 BSC.		BODY SIZE	
E		8.00 BSC.		BODY SIZE	
D1		8.80 BSC.		MATRIX FOOTPRINT	
E1		7.20 BSC.		MATRIX FOOTPRINT	
MD		12		MATRIX SIZE D DIRECTION	
ME		10		MATRIX SIZE E DIRECTION	
n		84		BALL COUNT	
Øb	0.35	0.40	0.40 0.45 BALL DIAMETER		
eЕ		0.80 BSC.		BALL PITCH	
eD		0.80 BSC		BALL PITCH	
SD/SE	0.40 BSC.			SOLDER BALL PLACEMENT	
	B1,B1 E1,E1 H1,H10,	,A4,A5,A6,A7 10,C1,C10,D1 10,F1,F10,G1 J1,J10,K1,K1 M4,M5,M6,M	1,D10, 1,G10, 0,L1,L10,	DEPOPULATED SOLDER BALLS	

#### NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 $\ensuremath{\mathsf{n}}$  IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

7 SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000


WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = e/2

- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- N/A
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3372-2 \ 16-038.22a



### 5.3.2 TSD084—84-ball Fine-Pitch Ball Grid Array (FBGA) 12.0 x 9.0 x 1.2 mm



PACKAGE		TSD 084		
JEDEC		N/A		
DxE	12.0	00 mm x 9.00 PACKAGE	) mm	
SYMBOL	MIN	NOM	MAX	NOTE
А			1.20	PROFILE
A1	0.17			BALL HEIGHT
A2	0.81		0.94	BODY THICKNESS
D		12.00 BSC.		BODY SIZE
E		9.00 BSC.		BODY SIZE
D1		8.80 BSC.		MATRIX FOOTPRINT
E1		7.20 BSC.		MATRIX FOOTPRINT
MD		12		MATRIX SIZE D DIRECTION
ME		10		MATRIX SIZE E DIRECTION
n		84		BALL COUNT
φb	0.35	0.40	0.45	BALL DIAMETER
eЕ		0.80 BSC.		BALL PITCH
eD		0.80 BSC		BALL PITCH
SD / SE		0.40 BSC.		SOLDER BALL PLACEMENT
	B1,B E1,E H1,H10,	3,A4,A5,A6,7, 10,C1,C10,D 10,F1,F10,G <sup>-1</sup> J1,J10,K1,K1 M4,M5,M6,M	1,D10 1,G10 0,L1,L10	DEPOPULATED SOLDER BALLS

#### NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. PREPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

Ó DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE =  $\lceil e/2 \rceil$ 


- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- 9. N/A

1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3426\ 16-038.22



### 5.3.3 FEA084—84-ball Fine-Pitch Ball Grid Array (FBGA) 12.0 x 9.0 x 1.4 mm



PACKAGE		FEA 084				
JEDEC		N/A				
DxE	12.00 mm x 9.00 mm PACKAGE			NOTE		
SYMBOL	MIN	NOM	MAX			
Α			1.40	PROFILE		
A1	0.10			BALL HEIGHT		
A2	1.11		1.26	BODY THICKNESS		
D		12.00 BSC.		BODY SIZE		
E		9.00 BSC.		BODY SIZE		
D1		8.80 BSC.		MATRIX FOOTPRINT		
E1		7.20 BSC.		MATRIX FOOTPRINT		
MD		12		MATRIX SIZE D DIRECTION		
ME		10		MATRIX SIZE E DIRECTION		
n		84		BALL COUNT		
Øb	0.35	0.40	0.45	BALL DIAMETER		
eЕ		0.80 BSC.		BALL PITCH		
eD		0.80 BSC		BALL PITCH		
SD / SE		0.40 BSC.		SOLDER BALL PLACEMENT		
	B1,B E1,E H1,H10,	,A4,A5,A6,A7 10,C1,C10,D 10,F1,F10,G J1,J10,K1,K1 M4,M5,M6,M	1,D10 1,G10 0,L1,L10	DEPOPULATED SOLDER BALLS		

BSC is an ANSI standard for Basic Space Centering

#### NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. PREPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 $\ensuremath{\mathsf{n}}$  IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL

DIAMETER IN A PLANE PARALLEL TO DATUM C.

SD AND SE ARE MEASURED WITH RESPECT TO DATUMS

SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = [9/2]

8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

9. N/A

A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3423 \ 16-038.21a

# S29WS-N MirrorBit<sup>™</sup> Flash Family

S29WS256N, S29WSI28N 256/I28 Megabit (I6/8 M x I6 bit) CMOS I.8 Volt-only Simultaneous Read/Write, Burst-mode Flash Memory





## **General Description**

The Spansion S29WS256/128 are Mirrorbit<sup>™</sup> Flash products fabricated on 110-nm process technology. These burst mode Flash devices are capable of performing simultaneous read and write operations with zero latency on two separate banks using separate data and address pins. These products can operate up to 80 MHz and use a single  $V_{CC}$  of 1.7 V to 1.95 V that makes them ideal for today's demanding wireless applications requiring higher density, better performance and lowered power consumption.

### **Distinctive Characteristics**

- Single 1.8 V read/program/erase (1.70–1.95 V)
- 110 nm MirrorBit™ Technology
- Simultaneous Read/Write operation with zero latency
- 32-word Write Buffer
- Sixteen-bank architecture consisting of 16/8 Mwords for WS256N/128N, respectively
- Four 16 Kword sectors at both top and bottom of memory array
- 254/126 64 Kword sectors (WS256N/128N)
- Programmable linear (8/16/32) with or without wrap around and continuous burst read modes
- Secured Silicon Sector region consisting of 128 words each for factory and customer
- 20-year data retention (typical)
- Cycling Endurance: 100,000 cycles per sector (typical)
- RDY output indicates data available to system

- Command set compatible with JEDEC (42.4) standard
- Hardware (WP#) protection of top and bottom sectors
- Dual boot sector configuration (top and bottom)
- Low V<sub>CC</sub> write inhibit
- Persistent and Password methods of Advanced Sector Protection
- Write operation status bits indicate program and erase operation completion
- Suspend and Resume commands for Program and Erase operations
- Unlock Bypass program command to reduce programming time
- Synchronous or Asynchronous program operation, independent of burst control register settings
- ACC input pin to reduce factory programming time
- Support for Common Flash Interface (CFI)

## **Performance Characteristics**

Read Access Times									
Speed Option (MHz)	80	66	54						
Max. Synch. Latency, ns (t <sub>IACC</sub> )	80	80	80						
Max. Synch. Burst Access, ns (t <sub>BACC</sub> )	9	11.2	13.5						
Max. Asynch. Access Time, ns (t <sub>ACC</sub> )	80	80	80						
Max CE# Access Time, ns (t <sub>CE</sub> )	80	80	80						
Max OE# Access Time, ns (t <sub>OE</sub> )	13.5	13.5	13.5						

Current Consumption (typical values)	
Continuous Burst Read @ 80 MHz	38 mA
Simultaneous Operation (asynchronous)	50 mA
Program (asynchronous)	19 mA
Erase (asynchronous)	19 mA
Standby Mode (asynchronous)	20 μΑ

Typical Program & Erase Times							
Single Word Programming	40 µs						
Effective Write Buffer Programming (V <sub>CC</sub> ) Per Word	9.4 µs						
Effective Write Buffer Programming (V <sub>ACC</sub> ) Per Word	6 µs						
Sector Erase (16 Kword Sector)	150 ms						
Sector Erase (64 Kword Sector)	600 ms						



# 6 Input/Output Descriptions & Logic Symbol

Table 6.1 identifies the input and output package connections provided on the device.

**Table 6.1 Input/Output Descriptions** 

Symbol	Туре	Description
A23-A0	Input	Address lines for WS256N (A22-A0 for WS128).
DQ15-DQ0	1/0	Data input/output.
CE#	Input	Chip Enable. Asynchronous relative to CLK.
OE#	Input	Output Enable. Asynchronous relative to CLK.
WE#	Input	Write Enable.
V <sub>CC</sub>	Supply	Device Power Supply.
V <sub>SS</sub>	1/0	Ground.
NC	No Connect	Not connected internally.
RDY	Output	Ready. Indicates when valid burst data is ready to be read.
CLK	Input	Clock Input. In burst mode, after the initial word is output, subsequent active edges of CLK increment the internal address counter. Should be at $V_{\rm IL}$ or $V_{\rm IH}$ while in asynchronous mode.
AVD#	Input	Address Valid. Indicates to device that the valid address is present on the address inputs. When low during asynchronous mode, indicates valid address; when low during burst mode, causes starting address to be latched at the next active clock edge.  When high, device ignores address inputs.
RESET#	Input	Hardware Reset. Low = device resets and returns to reading array data.
WP#	Input	Write Protect. At $V_{\rm IL}$ , disables program and erase functions in the four outermost sectors. Should be at $V_{\rm IH}$ for all other conditions.
ACC	Input	Acceleration Input. At $V_{HH}$ , accelerates programming; automatically places device in unlock bypass mode. At $V_{IL}$ , disables all program and erase functions. Should be at $V_{IH}$ for all other conditions.
RFU	Reserved	Reserved for future use (see MCP look-ahead pinout for use with MCP).



# 7 Block Diagram




Figure 7.1 S29WS-N Block Diagram

**22 S7IWS-Nx0 Based MCPs** S7IWS-N\_0I\_A4 September 15, 2005



### 8 Additional Resources

Visit www.amd.com and www.fujitsu.com to obtain the following related documents:

### **Application Notes**

- Using the Operation Status Bits in AMD Devices
- Understanding Burst Mode Flash Memory Devices
- Simultaneous Read/Write vs. Erase Suspend/Resume
- MirrorBit™ Flash Memory Write Buffer Programming and Page Buffer Read
- Design-In Scalable Wireless Solutions with Spansion Products
- Common Flash Interface Version 1.4 Vendor Specific Extensions

### Specification Bulletins

Contact your local sales office for details.

### **Drivers and Software Support**

- Spansion low-level drivers
- Enhanced Flash drivers
- Flash file system

### **CAD Modeling Support**

- VHDL and Verilog
- IBIS
- ORCAD

### **Technical Support**

Contact your local sales office or contact Spansion LLC directly for additional technical support:

#### **Email**

US and Canada: HW.support@amd.com Asia Pacific: asia.support@amd.com Europe, Middle East, and Africa

Japan: http://edevice.fujitsu.com/jp/support/tech/#b7

### Frequently Asked Questions (FAQ)

http://ask.amd.com/

http://edevice.fujitsu.com/jp/support/tech/#b7

#### **Phone**

US: (408) 749-5703 Japan (03) 5322-3324

### Spansion LLC Locations

915 DeGuigne Drive, P.O. Box 3453 Sunnyvale, CA 94088-3453, USA Telephone: 408-962-2500 or

1-866-SPANSION

Spansion Japan Limited

4-33-4 Nishi Shinjuku, Shinjuku-ku

Tokyo, 160-0023

Telephone: +81-3-5302-2200 Facsimile: +81-3-5302-2674

http://www.spansion.com



### 9 Product Overview

The S29WS-N family consists of 256, 128 Mbit, 1.8 volts-only, simultaneous read/write burst mode Flash device optimized for today's wireless designs that demand a large storage array, rich functionality, and low power consumption.

These devices are organized in 16 or 8 Mwords of 16 bits each and are capable of continuous, synchronous (burst) read or linear read (8-, 16-, or 32-word aligned group) with or without wrap around. These products also offer single word programming or a 32-word buffer for programming with program/erase and suspend functionality. Additional features include:

- Advanced Sector Protection methods for protecting sectors as required
- 256 words of Secured Silicon area for storing customer and factory secured information. The Secured Silicon Sector is One Time Programmable.

### 9.1 Memory Map

The S29WS256/128N Mbit devices consist of 16 banks organized as shown in Table 9.1–Table 9.2.

Table 9.1 S29WS256N Sector & Memory Address Map

Bank Size	Sector Count	Sector Size (KB)	Bank	Sector/ Sector Range Address Range		Notes
				SA000	000000h-003FFFh	
	4	32		SA001	004000h-007FFFh	Contains four smaller sectors at
2 MB	4	4 32		SA002	008000h-00BFFFh	bottom of addressable memory.
				SA003	00C000h-00FFFFh	
	15	128		SA004 to SA018	010000h-01FFFFh to 0F0000h-0FFFFFh	
2 MB	16	128	1	SA019 to SA034	100000h-10FFFFh to 1F0000h-1FFFFFh	
2 MB	16	128	2	SA035 to SA050	200000h-20FFFFh to 2F0000h-2FFFFFh	
2 MB	16	128	3	SA051 to SA066	300000h-30FFFFh to 3F0000h-3FFFFFh	
2 MB	16	128	4	SA067 to SA082	400000h-40FFFFh to 4F0000h-4FFFFFh	
2 MB	16	128	5	SA083 to SA098	500000h-50FFFFh to 5F0000h-5FFFFFh	
2 MB	16	128	6	SA099 to SA114	600000h-60FFFFh to 6F0000h-6FFFFFh	All 400 KD
2 MB	16	128	7	SA115 to SA130	700000h-70FFFFh to 7F0000h-7FFFFFh	All 128 KB sectors. Pattern for sector address range
2 MB	B 16 128 8		SA131 to SA146	800000h-80FFFFh to 8F0000h-8FFFFFh	is xx0000h-xxFFFFh. (see note)	
2 MB	16	128	9	SA147 to SA162	900000h-90FFFFh to 9F0000h-9FFFFFh	(See Hote)
2 MB	16	128	10 SA163 to SA178 A00000h–A0FFFFh to AF0000h–AFFFFFh			
2 MB	16	128	11	SA179 to SA194	B00000h-B0FFFFh to BF0000h-BFFFFFh	
2 MB	16	128	12	SA195 to SA210	C00000h-C0FFFFh to CF0000h-CFFFFFh	
2 MB	16	128	13	SA211 to SA226	D00000h-D0FFFFh to DF0000h-DFFFFFh	
2 MB	16	128	14	SA227 to SA242	E00000h-E0FFFFh to EF0000h-EFFFFFh	
	15	128		SA243 to SA257	F00000h-F0FFFFh to FE0000h-FEFFFFh	
				SA258	FF0000h-FF3FFFh	
2 MB	4	4 32		SA259	FF4000h–FF7FFFh	Contains four smaller sectors at
	4	4 32		SA260	FF8000h-FFBFFFh	top of addressable memory.
				SA261	FFC000h–FFFFFFh	

**Note:** This table has been condensed to show sector-related information for an entire device on a single page. Sectors and their address ranges that are not explicitly listed (such as SA005–SA017) have sector starting and ending addresses that form the same pattern as all other sectors of that size. For example, all 128 KB sectors have the pattern xx00000h–xxFFFFh.



Table 9.2 S29WSI28N Sector & Memory Address Map

Bank Size	Sector Count	Sector Size (KB)	Bank	Sector/ Sector Range Address Range		Notes			
		32		SA000	000000h-003FFFh				
	4	32		SA001	004000h-007FFFh	Contains four smaller sectors at			
1 MB	4	32	0	SA002	008000h-00BFFFh	bottom of addressable memory.			
		32		SA003	00C000h-00FFFFh				
	7	128		SA004 to SA010					
1 MB	8	128	1	SA011 to SA018	080000h-08FFFFh to 0F0000h-0FFFFFh				
1 MB	8	128	2	SA019 to SA026	100000h-10FFFFh to 170000h-17FFFFh				
1 MB	8	128	3	SA027 to SA034	180000h-18FFFFh to 1F0000h-1FFFFFh				
1 MB	8	128	4	SA035 to SA042	200000h-20FFFFh to 270000h-27FFFFh				
1 MB	8	128	5	SA043 to SA050	280000h-28FFFFh to 2F0000h-2FFFFFh				
1 MB	8	128	6	SA051 to SA058	300000h-30FFFFh to 370000h-37FFFFh	All 400 KB			
1 MB	1 MB 8 128		7	SA059 to SA066	380000h-38FFFFh to 3F0000h-3FFFFFh	All 128 KB sectors. Pattern for sector address range			
1 MB	8	128	8	SA067 to SA074	400000h-40FFFFh to 470000h-47FFFFh	is xx0000h-xxFFFFh. (see note)			
1 MB				SA075 to SA082	480000h-48FFFFh to 4F0000h-4FFFFFh	(See Hote)			
1 MB	8 128 10			SA083 to SA090	500000h-50FFFFh to 570000h-57FFFFh				
1 MB	8 128 11			SA091 to SA098	580000h-58FFFFh to 5F0000h-5FFFFFh				
1 MB	8 128 12		SA099 to SA106	600000h-60FFFFh to 670000h-67FFFFh					
1 MB	MB 8 128 13		SA107 to SA114	680000h-68FFFFh to 6F0000h-6FFFFFh					
1 MB	8	128	14	SA115 to SA122	700000h-70FFFFh to 770000h-77FFFFh				
	7	128		SA123 to SA129	780000h-78FFFFh to 7E0000h-7EFFFFh				
		32		SA130	7F0000h-7F3FFFh				
1 MB	4	32	15	SA131	7F4000h–7F7FFFh	Contains four smaller sectors at			
	4	32		SA132	7F8000h–7FBFFFh	top of addressable memory.			
		32		SA133	7FC000h-7FFFFFh				

**Note:** This table has been condensed to show sector-related information for an entire device on a single page. Sectors and their address ranges that are not explicitly listed (such as SA005–SA009) have sector starting and ending addresses that form the same pattern as all other sectors of that size. For example, all 128 KB sectors have the pattern xx00000h–xxFFFFh.



## **10** Device Operations

This section describes the read, program, erase, simultaneous read/write operations, handshaking, and reset features of the Flash devices.

Operations are initiated by writing specific commands or a sequence with specific address and data patterns into the command registers (see Tables 15.1 and 15.2). The command register itself does not occupy any addressable memory location; rather, it is composed of latches that store the commands, along with the address and data information needed to execute the command. The contents of the register serve as input to the internal state machine and the state machine outputs dictate the function of the device. Writing incorrect address and data values or writing them in an improper sequence may place the device in an unknown state, in which case the system must write the reset command to return the device to the reading array data mode.

### **10.1** Device Operation Table

The device must be setup appropriately for each operation. Table 10.1 describes the required state of each control pin for any particular operation.

CE# OE# WE# RESET# **CLK** AVD# Operation Addresses DQ15-0 Asynchronous Read - Addresses Latched L Н Χ ı Н Addr In Data Out Addr In Data Out Χ Asynchronous Read - Addresses Steady State 1 L Н Н Τ L Χ Asynchronous Write Н L Addr In 1/0 Н L Synchronous Write L Н L Addr In 1/0 Н Standby (CE#) Н Χ Χ Χ HIGH Z Н Χ Χ Χ Χ Χ HIGH Z Χ Hardware Reset Χ ı Χ **Burst Read Operations (Synchronous)** Load Starting Burst Address L Χ Н Addr In Χ Н Burst Advance Burst to next address with appropriate L L Н Χ Data presented on the Data Bus Data Out Χ HIGH Z Н Terminate current Burst read cycle Н Χ Н Χ Χ Χ Χ HIGH Z L Χ Н Χ Terminate current Burst read cycle via RESET# Terminate current Burst read cycle and start new Н Addr In 1/0 Н Burst read cycle

**Table 10.1 Device Operations** 

**Legend:**  $L = Logic \ 0$ ,  $H = Logic \ 1$ ,  $X = Don't \ Care$ , I/O = Input/Output.

### 10.2 Asynchronous Read

All memories require access time to output array data. In an asynchronous read operation, data is read from one memory location at a time. Addresses are presented to the device in random order, and the propagation delay through the device causes the data on its outputs to arrive asynchronously with the address on its inputs.

The device defaults to reading array data asynchronously after device power-up or hardware reset. To read data from the memory array, the system must first assert a valid address on  $A_{max}$ – A0, while driving AVD# and CE# to  $V_{IL}$ . WE# must remain at  $V_{IH}$ . The rising edge of AVD# latches the address. The OE# signal must be driven to  $V_{IL}$ , once AVD# has been driven to  $V_{IH}$ . Data is output on A/DQ15-A/DQ0 pins after the access time ( $t_{OE}$ ) has elapsed from the falling edge of OE#.



### 10.3 Synchronous (Burst) Read Mode & Configuration Register

When a series of adjacent addresses needs to be read from the device (in order from lowest to highest address), the synchronous (or burst read) mode can be used to significantly reduce the overall time needed for the device to output array data. After an initial access time required for the data from the first address location, subsequent data is output synchronized to a clock input provided by the system.

The device offers both continuous and linear methods of burst read operation, which are discussed in subsections 10.3.4 and 10.3.5, and 10.3.6.

Since the device defaults to asynchronous read mode after power-up or a hardware reset, the configuration register must be set to enable the burst read mode. Other Configuration Register settings include the number of wait states to insert before the initial word ( $t_{IACC}$ ) of each burst access, the burst mode in which to operate, and when RDY indicates data is ready to be read. Prior to entering the burst mode, the system should first determine the configuration register settings (and read the current register settings if desired via the Read Configuration Register command sequence), and then write the configuration register command sequence. See Section 10.3.7, Configuration Register, and Table 15.1, Memory Array Commands for further details.




Figure 10.1 Synchronous/Asynchronous State Diagram

The device outputs the initial word subject to the following operational conditions:

- t<sub>IACC</sub> specification: the time from the rising edge of the first clock cycle after addresses are latched to valid data on the device outputs.
- configuration register setting CR13-CR11: the total number of clock cycles (wait states) that occur before valid data appears on the device outputs. The effect is that t<sub>IACC</sub> is lengthened.

The device outputs subsequent words  $t_{BACC}$  after the active edge of each successive clock cycle, which also increments the internal address counter. The device outputs burst data at this rate subject to the following operational conditions:



- starting address: whether the address is divisible by four (where A[1:0] is 00). A divisible-by-four address incurs the least number of additional wait states that occur after the initial word. The number of additional wait states required increases for burst operations in which the starting address is one, two, or three locations above the divisible-by-four address (i.e., where A[1:0] is 01, 10, or 11).
- boundary crossing: There is a boundary at every 128 words due to the internal architecture of the device. One additional wait state must be inserted when crossing this boundary if the memory bus is operating at a high clock frequency. Please refer to the tables below.
- clock frequency: the speed at which the device is expected to burst data. Higher speeds require additional wait states after the initial word for proper operation.

In all cases, with or without latency, the RDY output indicates when the next data is available to be read.

Tables 10.2-10.7 reflect wait states required for S29WS256/128N devices. Refer to the "Configuration Register" table (CR11 - CR14) and timing diagrams for more details.

Table 10.2 Address Latency (\$29W\$256N)

Word	Wait States	Cycle								
0	x ws	D0	D1	D2	D3	D4	D5	D6	D7	D8
1	x ws	D1	D2	D3	1 ws	D4	D5	D6	D7	D8
2	x ws	D2	D3	1 ws	1 ws	D4	D5	D6	D7	D8
3	x ws	D3	1 ws	1 ws	1 ws	D4	D5	D6	D7	D8

Table I0.3 Address Latency (S29WSI28N)

Word	Wait States		Cycle							
0	5, 6, 7 ws	D0	D1	D2	D3	D4	D5	D6	D7	D8
1	5, 6, 7 ws	D1	D2	D3	1 ws	D4	D5	D6	D7	D8
2	5, 6, 7 ws	D2	D3	1 ws	1 ws	D4	D5	D6	D7	D8
3	5, 6, 7 ws	D3	1 ws	1 ws	1 ws	D4	D5	D6	D7	D8

Table 10.4 Address/Boundary Crossing Latency (\$29W\$256N @ 80MHz)

Word	Wait States		Cycle							
0	7 ws	D0	D1	D2	D3	1 ws	1 ws	D4	D5	D6
1	7 ws	D1	D2	D3	1 ws	1 ws	1 ws	D4	D5	D6
2	7 ws	D2	D3	1 ws	1 ws	1 ws	1 ws	D4	D5	D6
3	7 ws	D3	1 ws	1 ws	1 ws	1 ws	1 ws	D4	D5	D6

Table 10.5 Address/Boundary Crossing Latency (\$29W\$256N @ 66 MHz)

Word	Wait States		Cycle							
0	6 ws	D0	D1	D2	D3	1 ws	D4	D5	D6	D7
1	6 ws	D1	D2	D3	1 ws	1 ws	D4	D5	D6	D7
2	6 ws	D2	D3	1 ws	1 ws	1 ws	D4	D5	D6	D7
3	6 ws	D3	1 ws	1 ws	1 ws	1 ws	D4	D5	D6	D7

28



Table 10.6 Address/Boundary Crossing Latency (S29WS256N @ 54MHz)

Word	Wait States		Cycle							
0	5 ws	D0	D1	D2	D3	D4	D5	D6	D7	D8
1	5 ws	D1	D2	D3	1 ws	D4	D5	D6	D7	D8
2	5 ws	D2	D3	1 ws	1 ws	D4	D5	D6	D7	D8
3	5 ws	D3	1 ws	1 ws	1 ws	D4	D5	D6	D7	D8

Table 10.7 Address/Boundary Crossing Latency (\$29W\$128N)

Word	Wait States		Cycle							
0	5, 6, 7 ws	D0	D1	D2	D3	1 ws	D4	D5	D6	D7
1	5, 6, 7 ws	D1	D2	D3	1 ws	1 ws	D4	D5	D6	D7
2	5, 6, 7 ws	D2	D3	1 ws	1 ws	1 ws	D4	D5	D6	D7
3	5, 6, 7 ws	D3	1 ws	1 ws	1 ws	1 ws	D4	D5	D6	D7




Figure 10.2 Synchronous Read



#### 10.3.4 Continuous Burst Read Mode

In the continuous burst read mode, the device outputs sequential burst data from the starting address given and then wrap around to address 000000h when it reaches the highest addressable memory location. The burst read mode continues until the system drives CE# high, or RESET=  $V_{IL}$ . Continuous burst mode can also be aborted by asserting AVD# low and providing a new address to the device.

If the address being read crosses a 128-word line boundary (as mentioned above) and the subsequent word line is not being programmed or erased, additional latency cycles are required as reflected by the configuration register table (Table 10.9).

If the address crosses a bank boundary while the subsequent bank is programming or erasing, the device provides read status information and the clock is ignored. Upon completion of status read or program or erase operation, the host can restart a burst read operation using a new address and AVD# pulse.

### 10.3.5 8-, 16-, 32-Word Linear Burst Read with Wrap Around

In a linear burst read operation, a fixed number of words (8, 16, or 32 words) are read from consecutive addresses that are determined by the group within which the starting address falls. The groups are sized according to the number of words read in a single burst sequence for a given mode (see Table 10.8).

For example, if the starting address in the 8-word mode is 3Ch, the address range to be read would be 38-3Fh, and the burst sequence would be 3C-3D-3E-3F-38-39-3A-3Bh. Thus, the device outputs all words in that burst address group until all word are read, regardless of where the starting address occurs in the address group, and then terminates the burst read.

In a similar fashion, the 16-word and 32-word Linear Wrap modes begin their burst sequence on the starting address provided to the device, then wrap back to the first address in the selected address group.

Note that in this mode the address pointer does not cross the boundary that occurs every 128 words; thus, no additional wait states are inserted due to boundary crossing.

Mode	Group Size	Group Address Ranges
8-word	8 words	0-7h, 8-Fh, 10-17h,
16-word	16 words	0-Fh, 10-1Fh, 20-2Fh,
32-word	32 words	00-1Fh, 20-3Fh, 40-5Fh,

Table 10.8 Burst Address Groups

### 10.3.6 8-, 16-, 32-Word Linear Burst without Wrap Around

If wrap around is not enabled for linear burst read operations, the 8-word, 16-word, or 32-word burst executes up to the maximum memory address of the selected number of words. The burst stops after 8, 16, or 32 addresses and does not wrap around to the first address of the selected group.

For example, if the starting address in the 8- word mode is 3Ch, the address range to be read would be 39-40h, and the burst sequence would be 3C-3D-3E-3F-40-41-42-43h if wrap around is not enabled. The next address to be read requires a new address and AVD# pulse. Note that in this burst read mode, the address pointer may cross the boundary that occurs every 128 words, which will incur the additional boundary crossing wait state.

S7IWS-N\_0I\_A4 September 15, 2005



### 10.3.7 Configuration Register

The configuration register sets various operational parameters associated with burst mode. Upon power-up or hardware reset, the device defaults to the asynchronous read mode, and the configuration register settings are in their default state. The host system should determine the proper settings for the entire configuration register, and then execute the Set Configuration Register command sequence, before attempting burst operations. The configuration register is not reset after deasserting CE#. The Configuration Register can also be read using a command sequence (see Table 15.1). The following list describes the register settings.

Table 10.9 Configuration Register

CR Bit	Function					Settings (Binary)
CR15	Set Device Read Mode					0 = Synchronous Read (Burst Mode) Enabled 1 = Asynchronous Read Mode (default) Enabled
CR14	Reserved					1 = S29WS256N at 6 or 7 Wait State setting 0 = All others
			54 MHz	66 Mhz	80 MHz	
CR13		S29WS128N	0	1	1	011 = Data valid on 5th active CLK edge after addresses
CRIS		S29WS256N	U	'	'	latched 100 = Data valid on 6th active CLK edge after addresses
CR12		S29WS128N	1	0	0	latched 101 = Data valid on 7th active CLK edge after addresses
CK12	Programmable	S29WS256N	'		U	latched (default)
	Wait State	S29WS128N				110 = Reserved 111 = Reserved
CR11		S29WS256N	1	0	1	Inserts wait states before initial data is available. Setting greater number of wait states before initial data reduces latency after initial data.  (Notes 1, 2)
CR10	RDY Polarity					0 = RDY signal active low 1 = RDY signal active high (default)
CR9	Reserved					1 = default
CR8	RDY					0 = RDY active one clock cycle before data 1 = RDY active with data (default) When CR13-CR11 are set to 000, RDY is active with data regardless of CR8 setting.
CR7	Reserved					1 = default
CR6	Reserved					1 = default
CR5	Reserved					0 = default
CR4	Reserved					0 = default
CR3	Burst Wrap Around					0 = No Wrap Around Burst 1 = Wrap Around Burst (default)
CR2 CR1 CR0	Burst Length					000 = Continuous (default) 010 = 8-Word Linear Burst 011 = 16-Word Linear Burst 100 = 32-Word Linear Burst (All other bit settings are reserved)

### Notes:

- 1. Refer to Tables 10.2 10.7 for wait states requirements.
- 2. Refer to Synchronous Burst Read timing diagrams
- 3. Configuration Register is in the default state upon power-up or hardware reset.

Reading the Configuration Table. The configuration register can be read with a four-cycle command sequence. See Table 15.1 for sequence details. Once the data has been read from the configuration register, a software reset command is required to set the device into the correct state.



### 10.4 Autoselect

The Autoselect is used for manufacturer ID, Device identification, and sector protection information. This mode is primarily intended for programming equipment to automatically match a device with its corresponding programming algorithm. The Autoselect codes can also be accessed in-system. When verifying sector protection, the sector address must appear on the appropriate highest order address bits (see Table 10.10). The remaining address bits are don't care. The most significant four bits of the address during the third write cycle selects the bank from which the Autoselect codes are read by the host. All other banks can be accessed normally for data read without exiting the Autoselect mode.

- To access the Autoselect codes, the host system must issue the Autoselect command.
- The Autoselect command sequence may be written to an address within a bank that is either in the read or erase-suspend-read mode.
- The Autoselect command may not be written while the device is actively programming or erasing. Autoselect does not support simultaneous operations or burst mode.
- The system must write the reset command to return to the read mode (or erase-suspend-read mode if the bank was previously in Erase Suspend).

See Table 15.1 for command sequence details.

Table 10.10 Autoselect Addresses

Description	Address	Read Data
Manufacturer ID	(BA) + 00h	0001h
Device ID, Word 1	(BA) + 01h	227Eh
Device ID, Word 2	(BA) + 0Eh	2230 (WS256N) 2231 (WS128N)
Device ID, Word 3	(BA) + OFh	2200
Indicator Bits (See Note)	(BA) + 03h	DQ15 - DQ8 = Reserved DQ7 (Factory Lock Bit): 1 = Locked, 0 = Not Locked DQ6 (Customer Lock Bit): 1 = Locked, 0 = Not Locked DQ5 (Handshake Bit): 1 = Reserved, 0 = Standard Handshake DQ4, DQ3 (WP# Protection Boot Code): 00 = WP# Protects both Top Boot and Bottom Boot Sectors. 01, 10, 11 = Reserved DQ2 = Reserved DQ1 (DYB Power up State [Lock Register DQ4]): 1 = Unlocked (user option), 0 = Locked (default) DQ0 (PPB Eraseability [Lock Register DQ3]): 1 = Erase allowed, 0 = Erase disabled
Sector Block Lock/ Unlock	(SA) + 02h	0001h = Locked, 0000h = Unlocked

Note: For WS128N and WS064, DQ1 and DQ0 are reserved.

### Table 10.11 Autoselect Entry

(LLD Function = IId\_AutoselectEntryCmd)

Cycle	Operation	Byte Address	Word Address	Data
Unlock Cycle 1	Write	BAxAAAh	BAx555h	0x00AAh
Unlock Cycle 2	Write	BAx555h	BAx2AAh	0x0055h
Autoselect Command	Write	BAxAAAh	BAx555h	0x0090h



#### Table 10.12 Autoselect Exit

(LLD Function = Ild\_AutoselectExitCmd)

Cycle	Operation	Byte Address	Word Address	Data
Unlock Cycle 1	Write	base + XXXh	base + XXXh	0x00F0h

#### Notes:

- 1. Any offset within the device works.
- 2. BA = Bank Address. The bank address is required.
- 3. base = base address.

The following is a C source code example of using the autoselect function to read the manufacturer ID. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development quidelines.

```
/* Here is an example of Autoselect mode (getting manufacturer ID) */
/* Define UINT16 example: typedef unsigned short UINT16; */

UINT16 manuf_id;

/* Auto Select Entry */

*( (UINT16 *)bank_addr + 0x555 ) = 0x00AA; /* write unlock cycle 1 */
 *( (UINT16 *)bank_addr + 0x2AA ) = 0x0055; /* write unlock cycle 2 */
 *( (UINT16 *)bank_addr + 0x555 ) = 0x0090; /* write autoselect command */

/* multiple reads can be performed after entry */

manuf_id = *( (UINT16 *)bank_addr + 0x000 ); /* read manuf. id */

/* Autoselect exit */

*( (UINT16 *)base_addr + 0x000 ) = 0x00F0; /* exit autoselect (write reset command) */
```



### 10.5 Program/Erase Operations

These devices are capable of several modes of programming and or erase operations which are described in detail in the following sections. However, prior to any programming and or erase operation, devices must be setup appropriately as outlined in the configuration register (Table 10.8).

For any program and or erase operations, including writing command sequences, the system must drive AVD# and CE# to  $V_{IL}$ , and OE# to  $V_{IH}$  when providing an address to the device, and drive WE# and CE# to  $V_{IL}$ , and OE# to  $V_{IH}$  when writing commands or programming data.

Addresses are latched on the last falling edge of WE# or CE#, while data is latched on the 1st rising edge of WE# or CE#.

Note the following:

- When the Embedded Program algorithm is complete, the device returns to the read mode.
- The system can determine the status of the program operation by using DQ7 or DQ6. Refer to the Write Operation Status section for information on these status bits.
- A "0" cannot be programmed back to a "1." Attempting to do so causes the device to set DQ5 = 1 (halting any further operation and requiring a reset command). A succeeding read shows that the data is still "0." Only erase operations can convert a "0" to a "1."
- Any commands written to the device during the Embedded Program Algorithm are ignored except the Program Suspend command.
- Secured Silicon Sector, Autoselect, and CFI functions are unavailable when a program operation is in progress.
- A hardware reset immediately terminates the program operation and the program command sequence should be reinitiated once the device has returned to the read mode, to ensure data integrity.
- Programming is allowed in any sequence and across sector boundaries for single word programming operation.

### 10.5.1 Single Word Programming

Single word programming mode is the simplest method of programming. In this mode, four Flash command write cycles are used to program an individual Flash address. The data for this programming operation could be 8-, 16- or 32-bits wide. While this method is supported by all Spansion devices, in general it is not recommended for devices that support Write Buffer Programming. See Table 15.1 for the required bus cycles and Figure 10.3 for the flowchart.

When the Embedded Program algorithm is complete, the device then returns to the read mode and addresses are no longer latched. The system can determine the status of the program operation by using DQ7 or DQ6. Refer to the Write Operation Status section for information on these status bits.

- During programming, any command (except the Suspend Program command) is ignored.
- The Secured Silicon Sector, Autoselect, and CFI functions are unavailable when a program operation is in progress.

34



■ A hardware reset immediately terminates the program operation. The program command sequence should be reinitiated once the device has returned to the read mode, to ensure data integrity.




Figure 10.3 Single Word Program



Cycle	Operation	Byte Address	Word Address	Data
Unlock Cycle 1	Write	Base + AAAh	Base + 555h	00AAh
Unlock Cycle 2	Write	Base + 554h	Base + 2AAh	0055h
Program Setup	Write	Base + AAAh	Base + 555h	00A0h
Program	Write	Word Address	Word Address	Data Word

Table 10.13 Software Functions and Sample Code

Note: Base = Base Address.

The following is a C source code example of using the single word program function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

## 10.5.2 Write Buffer Programming

Write Buffer Programming allows the system to write a maximum of 32 words in one programming operation. This results in a faster effective word programming time than the standard "word" programming algorithms. The Write Buffer Programming command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the Write Buffer Load command written at the Sector Address in which programming occurs. At this point, the system writes the number of "word locations minus 1" that are loaded into the page buffer at the Sector Address in which programming occurs. This tells the device how many write buffer addresses are loaded with data and therefore when to expect the "Program Buffer to Flash" confirm command. The number of locations to program cannot exceed the size of the write buffer or the operation aborts. (Number loaded = the number of locations to program minus 1. For example, if the system programs 6 address locations, then 05h should be written to the device.)

The system then writes the starting address/data combination. This starting address is the first address/data pair to be programmed, and selects the "write-buffer-page" address. All subsequent address/data pairs must fall within the elected-write-buffer-page.

The "write-buffer-page" is selected by using the addresses  $A_{\mbox{\scriptsize MAX}}$  - A5.

The "write-buffer-page" addresses must be the same for all address/data pairs loaded into the write buffer. (This means Write Buffer Programming cannot be performed across multiple "write-buffer-pages." This also means that Write Buffer Programming cannot be performed across multiple sectors. If the system attempts to load programming data outside of the selected "write-buffer-page", the operation ABORTs.)

After writing the Starting Address/Data pair, the system then writes the remaining address/data pairs into the write buffer.

Note that if a Write Buffer address location is loaded multiple times, the "address/data pair" counter is decremented for every data load operation. Also, the last data loaded at a location before the "Program Buffer to Flash" confirm command is programmed into the device. It is the software's responsibility to comprehend ramifications of loading a write-buffer location more than once. The counter decrements for each data load operation, NOT for each unique write-buffer-address location. Once the specified number of write buffer locations have been loaded, the system must then write the "Program Buffer to Flash" command at the Sector Address. Any other



address/data write combinations abort the Write Buffer Programming operation. The device goes "busy." The Data Bar polling techniques should be used while monitoring the last address location loaded into the write buffer. This eliminates the need to store an address in memory because the system can load the last address location, issue the program confirm command at the last loaded address location, and then data bar poll at that same address. DQ7, DQ6, DQ5, DQ2, and DQ1 should be monitored to determine the device status during Write Buffer Programming.

The write-buffer "embedded" programming operation can be suspended using the standard suspend/resume commands. Upon successful completion of the Write Buffer Programming operation, the device returns to READ mode.

The Write Buffer Programming Sequence is ABORTED under any of the following conditions:

- Load a value that is greater than the page buffer size during the "Number of Locations to Program" step.
- Write to an address in a sector different than the one specified during the Write-Buffer-Load command.
- Write an Address/Data pair to a different write-buffer-page than the one selected by the "Starting Address" during the "write buffer data loading" stage of the operation.
- Write data other than the "Confirm Command" after the specified number of "data load" cycles.

The ABORT condition is indicated by DQ1 = 1, DQ7 = DATA# (for the "last address location loaded"), DQ6 = TOGGLE, DQ5 = 0. This indicates that the Write Buffer Programming Operation was ABORTED. A "Write-to-Buffer-Abort reset" command sequence is required when using the write buffer Programming features in Unlock Bypass mode. Note that the Secured Silicon sector, autoselect, and CFI functions are unavailable when a program operation is in progress.

Write buffer programming is allowed in any sequence of memory (or address) locations. These flash devices are capable of handling multiple write buffer programming operations on the same write buffer address range without intervening erases.

Use of the write buffer is strongly recommended for programming when multiple words are to be programmed. Write buffer programming is approximately eight times faster than programming one word at a time.



	Table 10.14	Software	Functions and	Sample	Code
--	-------------	----------	---------------	--------	------

Cycle	Description	Operation	Byte Address	Word Address	Data		
1	Unlock	Write	Base + AAAh	Base + 555h	00AAh		
2	Unlock	Write	Base + 554h	Base + 2AAh	0055h		
3	Write Buffer Load Command	Write	Program Address		0025h		
4	Write Word Count	Write	Program Address		Word Count (N-1)h		
Number of words (N) loaded into the write buffer can be from 1 to 32 words.							
5 to 36	Load Buffer Word N	Write	Program Address, Word N		Word N		
Last	Write Buffer to Flash	Write	Sector Address		0029h		

### Notes:

- 1. Base = Base Address.
- 2. Last = Last cycle of write buffer program operation; depending on number of words written, the total number of cycles may be from 6 to 37.
- 3. For maximum efficiency, it is recommended that the write buffer be loaded with the highest number of words (N words) possible.

The following is a C source code example of using the write buffer program function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

```
/* Example: Write Buffer Programming Command
/* NOTES: Write buffer programming limited to 16 words. */
        All addresses to be written to the flash in
         one operation must be within the same flash
/*
        page. A flash page begins at addresses
         evenly divisible by 0x20.
 UINT16 *src = source_of_data;
                                             /* address of source data
 *((UINT16 *)base_addr + 0x2AA ) = 0x0055; /* write unlock cycle 2 */
*((UINT16 *)sector_address) = 0x0025; /* write write buffer load command */
*((UINT16 *)sector_address) = wc; /* write word count (minus 1) */
 *( (UINT16 *)sector_address )
 *dst = *src; /* ALL dst MUST BE SAME PAGE */ /* write source data to destination */
 dst++;
                                             /* increment destination pointer
                                             /* increment source pointer
 if (wc == 0) goto confirm
                                             /* done when word count equals zero */
                                             /* decrement word count
 goto loop;
                                             /* do it again
confirm:
  *( (UINT16 *)sector_address ) = 0x0029; /* write confirm command
 /* poll for completion */
/* Example: Write Buffer Abort Reset */
  *( (UINT16 *)addr + 0x555 ) = 0x00AA; /* write unlock cycle 1
```






Figure 10.4 Write Buffer Programming Operation

### 10.5.3 Sector Erase

The sector erase function erases one or more sectors in the memory array. (See Table 15.1, Memory Array Commands; and Figure 10.5, Sector Erase Operation.) The device does not require the system to preprogram prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire memory for an all zero data pattern prior to electrical erase. After a successful sector erase, all locations within the erased sector contain FFFFh. The system is not required to provide any controls or timings during these operations.



After the command sequence is written, a sector erase time-out of no less than  $t_{SEA}$  occurs. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than  $t_{SEA}$ . Any sector erase address and command following the exceeded time-out ( $t_{SEA}$ ) may or may not be accepted. Any command other than Sector Erase or Erase Suspend during the time-out period resets that bank to the read mode. The system can monitor DQ3 to determine if the sector erase timer has timed out (See the DQ3: Sector Erase Timeout State Indicator section.) The time-out begins from the rising edge of the final WE# pulse in the command sequence.

When the Embedded Erase algorithm is complete, the bank returns to reading array data and addresses are no longer latched. Note that while the Embedded Erase operation is in progress, the system can read data from the non-erasing banks. The system can determine the status of the erase operation by reading DQ7 or DQ6/DQ2 in the erasing bank. Refer to Write Operation Status for information on these status bits.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. However, note that a hardware reset immediately terminates the erase operation. If that occurs, the sector erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.


Figure 10.5 illustrates the algorithm for the erase operation. Refer to the Erase and Programming Performance section for parameters and timing diagrams.

Cycle	Description	Operation	Byte Address	Word Address	Data		
1	Unlock	Write	Base + AAAh	Base + 555h	00AAh		
2	Unlock	Write	Base + 554h	Base + 2AAh	0055h		
3	Setup Command	Write	Base + AAAh	Base + 555h	0080h		
4	Unlock	Write	Base + AAAh	Base + 555h	00AAh		
5	Unlock	Write	Base + 554h	Base + 2AAh	0055h		
6	Sector Erase Command	Write	Sector Address	Sector Address	0030h		
Unlir	Unlimited additional sectors may be selected for erase; command(s) must be written within t <sub>SFA</sub> .						

Table 10.15 Software Functions and Sample Code

The following is a C source code example of using the sector erase function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.





### Notes:

- 1. See Table 15.1 for erase command sequence.
- 2. See the section on DQ3 for information on the sector erase timeout.

Figure 10.5 Sector Erase Operation



### 10.5.4 Chip Erase Command Sequence

Chip erase is a six-bus cycle operation as indicated by Table 15.1. These commands invoke the Embedded Erase algorithm, which does not require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. After a successful chip erase, all locations of the chip contain FFFFh. The system is not required to provide any controls or timings during these operations. The "Command Definition" section in the appendix shows the address and data requirements for the chip erase command sequence.

When the Embedded Erase algorithm is complete, that bank returns to the read mode and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7 or DQ6/DQ2. Refer to "Write Operation Status" for information on these status bits.

Any commands written during the chip erase operation are ignored. However, note that a hard-ware reset immediately terminates the erase operation. If that occurs, the chip erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

Cycle	Description	Operation	Byte Address	Word Address	Data
1	Unlock	Write	Base + AAAh	Base + 555h	00AAh
2	Unlock	Write	Base + 554h	Base + 2AAh	0055h
3	Setup Command	Write	Base + AAAh	Base + 555h	0080h
4	Unlock	Write	Base + AAAh	Base + 555h	00AAh
5	Unlock	Write	Base + 554h	Base + 2AAh	0055h
6	Chip Erase Command	Write	Base + AAAh	Base + 555h	0010h

Table 10.16 Software Functions and Sample Code

The following is a C source code example of using the chip erase function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

## 10.5.5 Erase Suspend/Erase Resume Commands

When the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation. The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. The bank address is required when writing this command. This command is valid only during the sector erase operation, including the minimum  $t_{\text{SEA}}$  time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation.

When the Erase Suspend command is written after the  $t_{SEA}$  time-out period has expired and during the sector erase operation, the device requires a maximum of  $t_{ESL}$  (erase suspend latency) to suspend the erase operation. Additionally, when an Erase Suspend command is written during an active erase operation, status information is unavailable during the transition from the sector erase operation to the erase suspended state.



After the erase operation has been suspended, the bank enters the erase-suspend-read mode. The system can read data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Reading at any address within erase-suspended sectors produces status information on DQ7-DQ0. The system can use DQ7, or DQ6, and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. Refer to Table 10.20 for information on these status bits.

After an erase-suspended program operation is complete, the bank returns to the erase-suspendread mode. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation.

In the erase-suspend-read mode, the system can also issue the Autoselect command sequence. Refer to the "Write Buffer Programming Operation" section and the "Autoselect Command Sequence" section for details.

To resume the sector erase operation, the system must write the Erase Resume command. The bank address of the erase-suspended bank is required when writing this command. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Table 10.17 Software Functions and Sample Code

Cycle	Operation	Byte Address	Word Address	Data
1	Write	Bank Address	Bank Address	00B0h

The following is a C source code example of using the erase suspend function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

Cycle	Operation	Byte Address	Word Address	Data
1	Write	Bank Address	Bank Address	0030h

The following is a C source code example of using the erase resume function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

### 10.5.6 Program Suspend/Program Resume Commands

The Program Suspend command allows the system to interrupt an embedded programming operation or a "Write to Buffer" programming operation so that data can read from any non-suspended sector. When the Program Suspend command is written during a programming process, the device halts the programming operation within  $t_{PSL}$  (program suspend latency) and updates the status bits. Addresses are "don't-cares" when writing the Program Suspend command.

After the programming operation has been suspended, the system can read array data from any non-suspended sector. The Program Suspend command may also be issued during a programming operation while an erase is suspended. In this case, data may be read from any addresses not in Erase Suspend or Program Suspend. If a read is needed from the Secured Silicon Sector area, then user must use the proper command sequences to enter and exit this region.



The system may also write the Autoselect command sequence when the device is in Program Suspend mode. The device allows reading Autoselect codes in the suspended sectors, since the codes are not stored in the memory array. When the device exits the Autoselect mode, the device reverts to Program Suspend mode, and is ready for another valid operation. See "Autoselect Command Sequence" for more information.

After the Program Resume command is written, the device reverts to programming. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See "Write Operation Status" for more information.

The system must write the Program Resume command (address bits are "don't care") to exit the Program Suspend mode and continue the programming operation. Further writes of the Program Resume command are ignored. Another Program Suspend command can be written after the device has resumed programming.

Table 10.18 Software Functions and Sample Code

Cycle	Operation	Byte Address	Word Address	Data
1	Write	Bank Address	Bank Address	00B0h

The following is a C source code example of using the program suspend function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

Cycle	Operation	Byte Address	Word Address	Data
1	Write	Bank Address	Bank Address	0030h

The following is a C source code example of using the program resume function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

### 10.5.7 Accelerated Program/Chip Erase

Accelerated single word programming, write buffer programming, sector erase, and chip erase operations are enabled through the ACC function. This method is faster than the standard chip program and erase command sequences.

The accelerated chip program and erase functions must not be used more than 10 times per sector. In addition, accelerated chip program and erase should be performed at room temperature ( $25^{\circ}$ C  $\pm 10^{\circ}$ C).

If the system asserts  $V_{HH}$  on this input, the device automatically enters the aforementioned Unlock Bypass mode and uses the higher voltage on the input to reduce the time required for program and erase operations. The system can then use the Write Buffer Load command sequence provided by the Unlock Bypass mode. Note that if a "Write-to-Buffer-Abort Reset" is required while in Unlock Bypass mode, the full 3-cycle RESET command sequence must be used to reset the device. Removing  $V_{HH}$  from the ACC input, upon completion of the embedded program or erase operation, returns the device to normal operation.

- Sectors must be unlocked prior to raising ACC to V<sub>HH</sub>.
- The ACC pin must not be at V<sub>HH</sub> for operations other than accelerated programming and accelerated chip erase, or device damage may result.



- The ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.
- $\blacksquare$  ACC locks all sector if set to  $V_{IL}$ ; ACC should be set to  $V_{IH}$  for all other conditions.

## 10.5.8 Unlock Bypass

The device features an Unlock Bypass mode to facilitate faster word programming. Once the device enters the Unlock Bypass mode, only two write cycles are required to program data, instead of the normal four cycles.

This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. The "Command Definition Summary" section shows the requirements for the unlock bypass command sequences.

During the unlock bypass mode, only the Read, Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command sequence. The first cycle must contain the bank address and the data 90h. The second cycle need only contain the data 00h. The bank then returns to the read mode.

The following are C source code examples of using the unlock bypass entry, program, and exit functions. Refer to the *Spansion Low Level Driver User's Guide* (available soon on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development quidelines.

Table 10.19 Software Functions and Sample Code

Cycle	Description	Operation	Byte Address	Word Address	Data
1	Unlock	Write	Base + AAAh	Base + 555h	00AAh
2	Unlock	Write	Base + 554h	Base + 2AAh	0055h
3	Entry Command	Write	Base + AAAh	Base + 555h	0020h



Cycle	Description	Operation	Byte Address	Word Address	Data
1	Program Setup Command	Write	Base + xxxh	Base +xxxh	00A0h
2	Program Command	Write	Program Address	Program Address	Program Data

Cycle	Description	Operation	Byte Address	Word Address	Data
1	Reset Cycle 1	Write	Base + xxxh	Base +xxxh	0090h
2	Reset Cycle 2	Write	Base + xxxh	Base +xxxh	0000h

```
/* Example: Unlock Bypass Exit Command */
  *( (UINT16 *)base_addr + 0x000 ) = 0x0090;
  *( (UINT16 *)base_addr + 0x000 ) = 0x0000;
```

## 10.5.9 Write Operation Status

The device provides several bits to determine the status of a program or erase operation. The following subsections describe the function of DQ1, DQ2, DQ3, DQ5, DQ6, and DQ7.

**DQ7:** Data# Polling. The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase algorithm is in progress or completed, or whether a bank is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the command sequence. Note that the Data# Polling is valid only for the last word being programmed in the write-buffer-page during Write Buffer Programming. Reading Data# Polling status on any word other than the last word to be programmed in the write-buffer-page returns false status information.

During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# polling on DQ7 is active for approximately t<sub>PSP</sub>, then that bank returns to the read mode.

During the Embedded Erase Algorithm, Data# polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the bank enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately  $t_{ASP}$ , then the bank returns to the read mode. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. However, if the system reads DQ7 at an address within a protected sector, the status may not be valid.

46



Just prior to the completion of an Embedded Program or Erase operation, DQ7 may change asynchronously with DQ6-DQ0 while Output Enable (OE#) is asserted low. That is, the device may change from providing status information to valid data on DQ7. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the program or erase operation and DQ7 has valid data, the data outputs on DQ6-DQ0 may be still invalid. Valid data on DQ7-D00 appears on successive read cycles.

See the following for more information: Table 10.20, Write Operation Status, shows the outputs for Data# Polling on DQ7. Figure 10.6, Write Operation Status Flowchart, shows the Data# Polling algorithm; and Figure 14.17, Data# Polling Timings (During Embedded Algorithm), shows the Data# Polling timing diagram.






Figure 10.6 Write Operation Status Flowchart



**DQ6:** Toggle Bit I . Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address in the same bank, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately  $t_{ASP}$  [all sectors protected toggle time], then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the subsection on DQ7: Data# Polling).

If a program address falls within a protected sector, DQ6 toggles for approximately  $t_{PAP}$  after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program Algorithm is complete.

See the following for additional information: Figure 10.6, Write Operation Status Flowchart; Figure 14.18, Toggle Bit Timings (During Embedded Algorithm), and Table 10.20.

Toggle Bit I on DQ6 requires either OE# or CE# to be de-asserted and reasserted to show the change in state.

*DQ2:* Toggle Bit II. The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence. DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 14.10 to compare outputs for DQ2 and DQ6. See the following for additional information: Figure 10.6, the "DQ6: Toggle Bit I" section, and Figures 14.17–14.20.

Reading Toggle Bits DQ6/DQ2. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erases operation. The system can read array data on DQ7–DQ0 on the following read cycle. However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erases operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data. The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it



may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation. Refer to Figure 10.6 for more details.

### Note:

■ When verifying the status of a write operation (embedded program/erase) of a memory bank, DQ6 and DQ2 toggle between high and low states in a series of consecutive and con-tiguous status read cycles. In order for this toggling behavior to be properly observed, the consecutive status bit reads must not be interleaved with read accesses to other memory banks. If it is not possible to temporarily prevent reads to other memory banks, then it is recommended to use the DQ7 status bit as the alternative method of determining the active or inactive status of the write operation.

*DQ5:* Exceeded Timing Limits. DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1," indicating that the program or erase cycle was not successfully completed. The device may output a "1" on DQ5 if the system tries to program a "1" to a location that was previously programmed to "0." Only an erase operation can change a "0" back to a "1." Under this condition, the device halts the operation, and when the timing limit has been exceeded, DQ5 produces a "1."Under both these conditions, the system must write the reset command to return to the read mode (or to the erase-suspend-read mode if a bank was previously in the erase-suspend-program mode).

*DQ3:* Sector Erase Timeout State Indicator. After writing a sector erase command sequence, the system may read DQ3 to determine whether or not erasure has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out period is complete, DQ3 switches from a "0" to a "1." If the time between additional sector erase commands from the system can be assumed to be less than t<sub>SEA</sub>, the system need not monitor DQ3. See Sector Erase Command Sequence for more details.

After the sector erase command is written, the system should read the status of DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device has accepted the command sequence, and then read DQ3. If DQ3 is "1," the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0," the device accepts additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each sub-sequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted. Table 10.20 shows the status of DQ3 relative to the other status bits.

**DQ1:** Write to Buffer Abort. DQ1 indicates whether a Write to Buffer operation was aborted. Under these conditions DQ1 produces a "1". The system must issue the Write to Buffer Abort Reset command sequence to return the device to reading array data. See Write Buffer Programming Operation for more details.



**Table 10.20 Write Operation Status** 

Program Suspend Mode	Reading within Program Suspended Sector	INVALID (Not Allowed)	INVALID (Not Allowed)	INVALID (Not Allowed)	INVALID (Not Allowed)	INVALID (Not Allowed)	INVALID (Not Allowed)
(Note 3)	Reading within Non-Program Suspended Sector	Data	Data	Data	Data	Data	Data
Write to	BUSY State	DQ7#	Toggle	0	N/A	N/A	0
Buffer	Exceeded Timing Limits	DQ7#	Toggle	1	N/A	N/A	0
(Note 5)	ABORT State	DQ7#	Toggle	0	N/A	N/A	1

### Notes:

- 1. DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. Refer to the section on DQ5 for more information.
- 2. DQ7 a valid address when reading status information. Refer to the appropriate subsection for further details.
- 3. Data are invalid for addresses in a Program Suspended sector.
- 4. DQ1 indicates the Write to Buffer ABORT status during Write Buffer Programming operations.
- 5. The data-bar polling algorithm should be used for Write Buffer Programming operations. Note that DQ7# during Write Buffer Programming indicates the data-bar for DQ7 data for the LAST LOADED WRITE-BUFFER ADDRESS location.
- 6. For any address changes after CE# assertion, re-assertion of CE# might be required after the addresses become stable for data polling during the erase suspend operation using DQ2/DQ6.



## 10.6 Simultaneous Read/Write

The simultaneous read/write feature allows the host system to read data from one bank of memory while programming or erasing another bank of memory. An erase operation may also be suspended to read from or program another location within the same bank (except the sector being erased). Figure 14.24, Back-to-Back Read/Write Cycle Timings, shows how read and write cycles may be initiated for simultaneous operation with zero latency. Refer to the DC Characteristics (CMOS Compatible) table for read-while-program and read-while-erase current specification.

## 10.7 Writing Commands/Command Sequences

When the device is configured for Asynchronous read, only Asynchronous write operations are allowed, and CLK is ignored. When in the Synchronous read mode configuration, the device is able to perform both Asynchronous and Synchronous write operations. CLK and AVD# induced address latches are supported in the Synchronous programming mode. During a synchronous write operation, to write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive AVD# and CE# to V<sub>II</sub>, and OE# to VIH when providing an address to the device, and drive WE# and CE# to VII, and OE# to VIH when writing commands or data. During an asynchronous write operation, the system must drive CE# and WE# to V<sub>IL</sub> and OE# to V<sub>IH</sub> when providing an address, command, and data. Addresses are latched on the last falling edge of WE# or CE#, while data is latched on the 1st rising edge of WE# or CE#. An erase operation can erase one sector, multiple sectors, or the entire device. Tables 9.1–9.2 indicate the address space that each sector occupies. The device address space is divided into sixteen banks: Banks 1 through 14 contain only 64 Kword sectors, while Banks 0 and 15 contain both 16 Kword boot sectors in addition to 64 Kword sectors. A "bank address" is the set of address bits required to uniquely select a bank. Similarly, a "sector address" is the address bits required to uniquely select a sector. I<sub>CC2</sub> in "DC Characteristics" represents the active current specification for the write mode. "AC Characteristics-Synchronous" and "AC Characteristics-Asynchronous" contain timing specification tables and timing diagrams for write operations.

# 10.8 Handshaking

The handshaking feature allows the host system to detect when data is ready to be read by simply monitoring the RDY (Ready) pin, which is a dedicated output and controlled by CE#.

When the device is configured to operate in synchronous mode, and OE# is low (active), the initial word of burst data becomes available after either the falling or rising edge of the RDY pin (depending on the setting for bit 10 in the Configuration Register). It is recommended that the host system set CR13–CR11 in the Configuration Register to the appropriate number of wait states to ensure optimal burst mode operation (see Table 10.9, Configuration Register).

Bit 8 in the Configuration Register allows the host to specify whether RDY is active at the same time that data is ready, or one cycle before data is ready.



### 10.9 Hardware Reset

The RESET# input provides a hardware method of resetting the device to reading array data. When RESET# is driven low for at least a period of  $t_{RP}$ , the device immediately terminates any operation in progress, tristates all outputs, resets the configuration register, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data.

To ensure data integrity the operation that was interrupted should be reinitiated once the device is ready to accept another command sequence.

When RESET# is held at  $V_{SS}$ , the device draws CMOS standby current ( $I_{CC4}$ ). If RESET# is held at  $V_{IL}$ , but not at  $V_{SS}$ , the standby current is greater.

RESET# may be tied to the system reset circuitry which enables the system to read the boot-up firmware from the Flash memory upon a system reset.

See Figures 14.5 and 14.12 for timing diagrams.

### 10.10 Software Reset

Software reset is part of the command set (see Table 15.1) that also returns the device to array read mode and must be used for the following conditions:

- 1. to exit Autoselect mode
- when DQ5 goes high during write status operation that indicates program or erase cycle was not successfully completed
- 3. exit sector lock/unlock operation.
- 4. to return to erase-suspend-read mode if the device was previously in Erase Suspend mode.
- 5. after any aborted operations

Table 10.21 Reset LLD Function = Ild ResetCmd)

Cycle	Operation	Byte Address	Word Address	Data
Reset Command	Write	Base + xxxh	Base + xxxh	00F0h

Note: Base = Base Address.

The following is a C source code example of using the reset function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

```
/* Example: Reset (software reset of Flash state machine) */
 *( (UINT16 *)base_addr + 0x000 ) = 0x00F0;
```

The following are additional points to consider when using the reset command:

- This command resets the banks to the read and address bits are ignored.
- Reset commands are ignored once erasure has begun until the operation is complete.
- Once programming begins, the device ignores reset commands until the operation is complete
- The reset command may be written between the cycles in a program command sequence before programming begins (prior to the third cycle). This resets the bank to which the system was writing to the read mode.
- If the program command sequence is written to a bank that is in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode.
- The reset command may be also written during an Autoselect command sequence.
- If a bank has entered the Autoselect mode while in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode.



54

- If DQ1 goes high during a Write Buffer Programming operation, the system must write the "Write to Buffer Abort Reset" command sequence to RESET the device to reading array data. The standard RESET command does not work during this condition.
- To exit the unlock bypass mode, the system must issue a two-cycle unlock bypass reset command sequence [see the command table for details].

S71WS-NxO Based MCPs S71WS-N\_01\_A4 September 15, 2005



# II Advanced Sector Protection/Unprotection

The Advanced Sector Protection/Unprotection feature disables or enables programming or erase operations in any or all sectors and can be implemented through software and/or hardware methods, which are independent of each other. This section describes the various methods of protecting data stored in the memory array. An overview of these methods in shown in Figure 11.1.




Figure II.I Advanced Sector Protection/Unprotection



## **II.I** Lock Register

As shipped from the factory, all devices default to the persistent mode when power is applied, and all sectors are unprotected, unless otherwise chosen through the DYB ordering option. The device programmer or host system must then choose which sector protection method to use. Programming (setting to "0") any one of the following two one-time programmable, non-volatile bits locks the part permanently in that mode:

- Lock Register Persistent Protection Mode Lock Bit (DQ1)
- Lock Register Password Protection Mode Lock Bit (DQ2)

Device DOI5-05 **DO4** DO3 DO<sub>2</sub> DOI DO0 Password Persistent Customer S29WS256N 1 1 Protection Protection SecSi Sector Mode Lock Bit Mode Lock Bit Protection Bit DYB Lock Boot Bit PPB One-Time 0 = sectorsProgrammable Bit Password Persistent power up 0 = AII PPB eraseSecSi Sector S29WS128N Undefined protected Protection Protection command disabled Protection Bit Mode Lock Bit Mode Lock Bit 1 = sectors1 = All PPB Erase power up command enabled unprotected

Table II.I Lock Register

For programming lock register bits refer to Table 15.2.

### **Notes**

- 1. If the password mode is chosen, the password must be programmed before setting the corresponding lock register bit.
- After the Lock Register Bits Command Set Entry command sequence is written, reads and writes for Bank 0 are disabled, while reads from other banks are allowed until exiting this mode.
- 3. If both lock bits are selected to be programmed (to zeros) at the same time, the operation aborts.
- 4. Once the Password Mode Lock Bit is programmed, the Persistent Mode Lock Bit is permanently disabled, and no changes to the protection scheme are allowed. Similarly, if the Persistent Mode Lock Bit is programmed, the Password Mode is permanently disabled.

After selecting a sector protection method, each sector can operate in any of the following three states:

- Constantly locked. The selected sectors are protected and can not be reprogrammed unless PPB lock bit is cleared via a password, hardware reset, or power cycle.
- Dynamically locked. The selected sectors are protected and can be altered via software commands.
- 3. Unlocked. The sectors are unprotected and can be erased and/or programmed.

These states are controlled by the bit types described in Sections 11.2-.

## **II.2** Persistent Protection Bits

**56** 

The Persistent Protection Bits are unique and nonvolatile for each sector and have the same endurances as the Flash memory. Preprogramming and verification prior to erasure are handled by the device, and therefore do not require system monitoring.



### Notes

- 1. Each PPB is individually programmed and all are erased in parallel.
- 2. While programming PPB for a sector, array data can be read from any other bank, except Bank 0 (used for Data# Polling) and the bank in which sector PPB is being programmed.
- 3. Entry command disables reads and writes for the bank selected.
- 4. Reads within that bank return the PPB status for that sector.
- Reads from other banks are allowed while writes are not allowed.
- 6. All Reads must be performed using the Asynchronous mode.
- The specific sector address (A23-A14 WS256N, A22-A14 WS128N) are written at the same time as the program command.
- 8. If the PPB Lock Bit is set, the PPB Program or erase command does not execute and timesout without programming or erasing the PPB.
- 9. There are no means for individually erasing a specific PPB and no specific sector address is required for this operation.
- Exit command must be issued after the execution which resets the device to read mode and re-enables reads and writes for Bank 0
- 11. The programming state of the PPB for a given sector can be verified by writing a PPB Status Read Command to the device as described by the flow chart shown in Figure 11.2.






Figure II.2 PPB Program/Erase Algorithm

# **II.3** Dynamic Protection Bits

Dynamic Protection Bits are volatile and unique for each sector and can be individually modified. DYBs only control the protection scheme for unprotected sectors that have their PPBs cleared (erased to "1"). By issuing the DYB Set or Clear command sequences, the DYBs are set (programmed to "0") or cleared (erased to "1"), thus placing each sector in the protected or unprotected state respectively. This feature allows software to easily protect sectors against inadvertent changes yet does not prevent the easy removal of protection when changes are needed.



### Notes

- 1. The DYBs can be set (programmed to "0") or cleared (erased to "1") as often as needed. When the parts are first shipped, the PPBs are cleared (erased to "1") and upon power up or reset, the DYBs can be set or cleared depending upon the ordering option chosen.
- 2. If the option to clear the DYBs after power up is chosen, (erased to "1"), then the sectors may be modified depending upon the PPB state of that sector (see Table 11.2).
- 3. The sectors would be in the protected state If the option to set the DYBs after power up is chosen (programmed to "0").
- 4. It is possible to have sectors that are persistently locked with sectors that are left in the dynamic state.
- 5. The DYB Set or Clear commands for the dynamic sectors signify protected or unprotected state of the sectors respectively. However, if there is a need to change the status of the persistently locked sectors, a few more steps are required. First, the PPB Lock Bit must be cleared by either putting the device through a power-cycle, or hardware reset. The PPBs can then be changed to reflect the desired settings. Setting the PPB Lock Bit once again locks the PPBs, and the device operates normally again.
- 6. To achieve the best protection, it is recommended to execute the PPB Lock Bit Set command early in the boot code and protect the boot code by holding WP# =  $V_{IL}$ . Note that the PPB and DYB bits have the same function when ACC =  $V_{HH}$  as they do when ACC =  $V_{IH}$ .

## **II.4** Persistent Protection Bit Lock Bit

The Persistent Protection Bit Lock Bit is a global volatile bit for all sectors. When set (programmed to "0"), it locks all PPBs and when cleared (programmed to "1"), allows the PPBs to be changed. There is only one PPB Lock Bit per device.

### Notes

- 1. No software command sequence unlocks this bit unless the device is in the password protection mode; only a hardware reset or a power-up clears this bit.
- The PPB Lock Bit must be set (programmed to "0") only after all PPBs are configured to the desired settings.

## **II.5** Password Protection Method

The Password Protection Method allows an even higher level of security than the Persistent Sector Protection Mode by requiring a 64 bit password for unlocking the device PPB Lock Bit. In addition to this password requirement, after power up and reset, the PPB Lock Bit is set "0" to maintain the password mode of operation. Successful execution of the Password Unlock command by entering the entire password clears the PPB Lock Bit, allowing for sector PPBs modifications.



### **Notes**

- There is no special addressing order required for programming the password. Once the Password is written and verified, the Password Mode Locking Bit must be set in order to prevent access.
- 2. The Password Program Command is only capable of programming "0"s. Programming a "1" after a cell is programmed as a "0" results in a time-out with the cell as a "0".
- 3. The password is all "1"s when shipped from the factory.
- 4. All 64-bit password combinations are valid as a password.
- 5. There is no means to verify what the password is after it is set.
- 6. The Password Mode Lock Bit, once set, prevents reading the 64-bit password on the data bus and further password programming.
- 7. The Password Mode Lock Bit is not erasable.
- 8. The lower two address bits (A1–A0) are valid during the Password Read, Password Program, and Password Unlock.
- 9. The exact password must be entered in order for the unlocking function to occur.
- 10. The Password Unlock command cannot be issued any faster than 1 µs at a time to prevent a hacker from running through all the 64-bit combinations in an attempt to correctly match a password.
- 11. Approximately 1 µs is required for unlocking the device after the valid 64-bit password is given to the device.
- 12. Password verification is only allowed during the password programming operation.
- 13. All further commands to the password region are disabled and all operations are ignored.
- 14. If the password is lost after setting the Password Mode Lock Bit, there is no way to clear the PPB Lock Bit.
- 15. Entry command sequence must be issued prior to any of any operation and it disables reads and writes for Bank 0. Reads and writes for other banks excluding Bank 0 are allowed.
- 16. If the user attempts to program or erase a protected sector, the device ignores the command and returns to read mode.
- 17. A program or erase command to a protected sector enables status polling and returns to read mode without having modified the contents of the protected sector.
- The programming of the DYB, PPB, and PPB Lock for a given sector can be verified by writing individual status read commands DYB Status, PPB Status, and PPB Lock Status to the device.

60 S7IWS-Nx0 Based MCPs






Figure II.3 Lock Register Program Algorithm



Table II.2 Advanced Sector Protection Software Examples						
rice PPB Lock Bit	Sector PPB	Sector DYB				
= locked	0 = protected	0 = protected				

Unique Device PPB Lock Bit 0 = locked I = unlocked		Sector PPB 0 = protected I = unprotected	Sector DYB 0 = protected I = unprotected	Sector Protection Status
Any Sector	0	0	x	Protected through PPB
Any Sector	0	0	x	Protected through PPB
Any Sector	0	1	1	Unprotected
Any Sector	0	1	0	Protected through DYB
Any Sector	1	0	×	Protected through PPB
Any Sector	1	0	×	Protected through PPB
Any Sector	1	1	0	Protected through DYB
Any Sector	1	1	1	Unprotected

Figure 11.2 contains all possible combinations of the DYB, PPB, and PPB Lock Bit relating to the status of the sector. In summary, if the PPB Lock Bit is locked (set to "0"), no changes to the PPBs are allowed. The PPB Lock Bit can only be unlocked (reset to "1") through a hardware reset or power cycle. See also Figure 11.1 for an overview of the Advanced Sector Protection feature.

#### 11.6 **Hardware Data Protection Methods**

The device offers two main types of data protection at the sector level via hardware control:

- When WP# is at V<sub>IL</sub>, the four outermost sectors are locked (device specific).
- When ACC is at V<sub>IL</sub>, all sectors are locked.

There are additional methods by which intended or accidental erasure of any sectors can be prevented via hardware means. The following subsections describes these methods:

#### **WP# Method** 11.6.1

The Write Protect feature provides a hardware method of protecting the four outermost sectors. This function is provided by the WP# pin and overrides the previously discussed Sector Protection/Unprotection method.

If the system asserts V<sub>IL</sub> on the WP# pin, the device disables program and erase functions in the "outermost" boot sectors. The outermost boot sectors are the sectors containing both the lower and upper set of sectors in a dual-boot-configured device.

If the system asserts V<sub>IH</sub> on the WP# pin, the device reverts to whether the boot sectors were last set to be protected or unprotected. That is, sector protection or unprotection for these sectors depends on whether they were last protected or unprotected.

Note that the WP# pin must not be left floating or unconnected as inconsistent behavior of the device may result.

The WP# pin must be held stable during a command sequence execution

#### 11.6.2 **ACC Method**

This method is similar to above, except it protects all sectors. Once ACC input is set to  $V_{\text{IL}}$ , all program and erase functions are disabled and hence all sectors are protected.

#### 11.6.3 Low V<sub>CC</sub> Write Inhibit

When  $V_{CC}$  is less than  $V_{LKO}$ , the device does not accept any write cycles. This protects data during V<sub>CC</sub> power-up and power-down.



The command register and all internal program/erase circuits are disabled, and the device resets to reading array data. Subsequent writes are ignored until  $V_{CC}$  is greater than  $V_{LKO}$ . The system must provide the proper signals to the control inputs to prevent unintentional writes when  $V_{CC}$  is greater than  $V_{LKO}$ .

## 11.6.4 Write Pulse "Glitch Protection"

Noise pulses of less than 3 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

## 11.6.5 Power-Up Write Inhibit

If WE# = CE# = RESET# =  $V_{IL}$  and OE# =  $V_{IH}$  during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to the read mode on power-up.



# **12 Power Conservation Modes**

## 12.1 Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input. The device enters the CMOS standby mode when the CE# and RESET# inputs are both held at  $V_{CC} \pm 0.2$  V. The device requires standard access time ( $t_{CE}$ ) for read access, before it is ready to read data. If the device is deselected during erasure or programming, the device draws active current until the operation is completed.  $I_{CC3}$  in "DC Characteristics" represents the standby current specification

# **12.2** Automatic Sleep Mode

The automatic sleep mode minimizes Flash device energy consumption while in asynchronous mode. the device automatically enables this mode when addresses remain stable for  $t_{ACC}$  + 20 ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system. While in synchronous mode, the automatic sleep mode is disabled. Note that a new burst operation is required to provide new data.  $I_{CC6}$  in DC Characteristics (CMOS Compatible) represents the automatic sleep mode current specification.

# 12.3 Hardware RESET# Input Operation

The RESET# input provides a hardware method of resetting the device to reading array data. When RESET# is driven low for at least a period of  $t_{RP}$ , the device immediately terminates any operation in progress, tristates all outputs, resets the configuration register, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence to ensure data integrity.

When RESET# is held at  $V_{SS} \pm 0.2$  V, the device draws CMOS standby current ( $I_{CC4}$ ). If RESET# is held at  $V_{IL}$  but not within  $V_{SS} \pm 0.2$  V, the standby current is greater.

RESET# may be tied to the system reset circuitry and thus, a system reset would also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

# **I2.4** Output Disable (OE#)

64

When the OE# input is at  $V_{IH}$ , output from the device is disabled. The outputs are placed in the high impedance state.

S7IWS-Nx0 Based MCPs



# I3 Secured Silicon Sector Flash Memory Region

The Secured Silicon Sector provides an extra Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN). The Secured Silicon Sector is 256 words in length that consists of 128 words for factory data and 128 words for customer-secured areas. All Secured Silicon reads outside of the 256-word address range returns invalid data. The Factory Indicator Bit, DQ7, (at Autoselect address 03h) is used to indicate whether or not the Factory Secured Silicon Sector is locked when shipped from the factory. The Customer Indicator Bit (DQ6) is used to indicate whether or not the Customer Secured Silicon Sector is locked when shipped from the factory.

Please note the following general conditions:

- While Secured Silicon Sector access is enabled, simultaneous operations are allowed except for Bank 0.
- On power-up, or following a hardware reset, the device reverts to sending commands to the normal address space.
- Reads can be performed in the Asynchronous or Synchronous mode.
- Burst mode reads within Secured Silicon Sector wrap from address FFh back to address 00h.
- Reads outside of sector 0 return memory array data.
- Continuous burst read past the maximum address is undefined.
- Sector 0 is remapped from memory array to Secured Silicon Sector array.
- Once the Secured Silicon Sector Entry Command is issued, the Secured Silicon Sector Exit command must be issued to exit Secured Silicon Sector Mode.
- The Secured Silicon Sector is not accessible when the device is executing an Embedded Program or Embedded Erase algorithm.

 Sector
 Sector Size
 Address Range

 Customer
 128 words
 000080h-0000FFh

 Factory
 128 words
 000000h-00007Fh

Table 13.1 Addresses

# **I3.1** Factory Secured SiliconSector

The Factory Secured Silicon Sector is always protected when shipped from the factory and has the Factory Indicator Bit (DQ7) permanently set to a "1". This prevents cloning of a factory locked part and ensures the security of the ESN and customer code once the product is shipped to the field.

These devices are available pre programmed with one of the following:

- A random, 8 Word secure ESN only within the Factory Secured Silicon Sector
- Customer code within the Customer Secured Silicon Sector through the Spansion™ programming service.
- Both a random, secure ESN and customer code through the Spansion programming service.

Customers may opt to have their code programmed through the Spansion programming services. Spansion programs the customer's code, with or without the random ESN. The devices are then shipped from the Spansion factory with the Factory Secured Silicon Sector and Customer Secured Silicon Sector permanently locked. Contact your local representative for details on using Spansion programming services.



## **13.2** Customer Secured Silicon Sector

The Customer Secured Silicon Sector is typically shipped unprotected (DQ6 set to "0"), allowing customers to utilize that sector in any manner they choose. If the security feature is not required, the Customer Secured Silicon Sector can be treated as an additional Flash memory space.

Please note the following:

- Once the Customer Secured Silicon Sector area is protected, the Customer Indicator Bit is permanently set to "1."
- The Customer Secured Silicon Sector can be read any number of times, but can be programmed and locked only once. The Customer Secured Silicon Sector lock must be used with caution as once locked, there is no procedure available for unlocking the Customer Secured Silicon Sector area and none of the bits in the Customer Secured Silicon Sector memory space can be modified in any way.
- The accelerated programming (ACC) and unlock bypass functions are not available when programming the Customer Secured Silicon Sector, but reading in Banks 1 through 15 is available.
- Once the Customer Secured Silicon Sector is locked and verified, the system must write the Exit Secured Silicon Sector Region command sequence which return the device to the memory array at sector 0.

# **I3.3** Secured Silicon Sector Entry/Exit Command Sequences

The system can access the Secured Silicon Sector region by issuing the three-cycle Enter Secured Silicon Sector command sequence. The device continues to access the Secured Silicon Sector region until the system issues the four-cycle Exit Secured Silicon Sector command sequence.

See Command Definition Table [Secured Silicon Sector Command Table, Appendix Table 15.1 for address and data requirements for both command sequences.

The Secured Silicon Sector Entry Command allows the following commands to be executed

- Read customer and factory Secured Silicon areas
- Program the customer Secured Silicon Sector

After the system has written the Enter Secured Silicon Sector command sequence, it may read the Secured Silicon Sector by using the addresses normally occupied by sector SAO within the memory array. This mode of operation continues until the system issues the Exit Secured Silicon Sector command sequence, or until power is removed from the device.

## **Software Functions and Sample Code**

The following are C functions and source code examples of using the Secured Silicon Sector Entry, Program, and exit commands. Refer to the *Spansion Low Level Driver User's Guide* (available soon on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.



## Table 13.2 Secured Silicon Sector Entry

(LLD Function = IId\_SecSiSectorEntryCmd)

Cycle	Operation	Byte Address	Word Address	Data
Unlock Cycle 1	Write	Base + AAAh	Base + 555h	00AAh
Unlock Cycle 2	Write	Base + 554h	Base + 2AAh	0055h
Entry Cycle	Write	Base + AAAh	Base + 555h	0088h

Note: Base = Base Address.

## Table 13.3 Secured Silicon Sector Program

(LLD Function = IId\_ProgramCmd)

Cycle	Operation	Byte Address	Word Address	Data
Unlock Cycle 1	Write	Base + AAAh	Base + 555h	00AAh
Unlock Cycle 2	Write	Base + 554h	Base + 2AAh	0055h
Program Setup	Write	Base + AAAh	Base + 555h	00A0h
Program	Write	Word Address	Word Address	Data Word

**Note:** Base = Base Address.

### **Table 13.4 Secured Silicon Sector Exit**

(LLD Function = IId\_SecSiSectorExitCmd)

Cycle	Operation	Byte Address	Word Address	Data
Unlock Cycle 1	Write	Base + AAAh	Base + 555h	00AAh
Unlock Cycle 2	Write	Base + 554h	Base + 2AAh	0055h
Exit Cycle	Write	Base + AAAh	Base + 555h	0090h

**Note:** Base = Base Address.




# 14 Electrical Specifications

## 14.1 Absolute Maximum Ratings

Storage Temperature Plastic Packages .  $-65^{\circ}$ C to  $+150^{\circ}$ C Ambient Temperature with Power Applied .  $-65^{\circ}$ C to  $+125^{\circ}$ C Voltage with Respect to Ground: All Inputs and I/Os except as noted below (Note 1) . -0.5 V to  $V_{CC}$  + 0.5 V  $V_{CC}$  (Note 1) . -0.5 V to +2.5 V ACC (Note 2) . -0.5 V to +2.5 V Output Short Circuit Current (Note 3) . +0.5 Motes:

- 1. Minimum DC voltage on input or I/Os is -0.5 V. During voltage transitions, inputs or I/Os may undershoot  $V_{SS}$  to -2.0 V for periods of up to 20 ns. See Figure 14.1. Maximum DC voltage on input or I/Os is  $V_{CC} + 0.5$  V. During voltage transitions outputs may overshoot to  $V_{CC} + 2.0$  V for periods up to 20 ns. See Figure 14.2.
- 2. Minimum DC input voltage on pin ACC is -0.5V. During voltage transitions, ACC may overshoot  $V_{SS}$  to -2.0 V for periods of up to 20 ns. See Figure 14.1. Maximum DC voltage on pin ACC is +9.5 V, which may overshoot to 10.5 V for periods up to 20 ns.
- 3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.
- 4. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.






Figure I4.I Maximum Negative
Overshoot Waveform

Figure 14.2 Maximum Positive
Overshoot Waveform

**Note:** The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.



# 14.2 Operating Ranges

## Wireless (W) Devices

## **14.3** Test Conditions




Figure 14.3 Test Setup

Table 14.1 Test Specifications

Test Condition	All Speed Options	Unit
Output Load Capacitance, C <sub>L</sub> (including jig capacitance)	30	pF
Input Rise and Fall Times	3.0 @ 54, 66 MHz 2.5 @ 80 MHz	ns
Input Pulse Levels	0.0-V <sub>CC</sub>	V
Input timing measurement reference levels	V <sub>CC</sub> /2	V
Output timing measurement reference levels	V <sub>CC</sub> /2	V

**Note:** The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.



# 14.4 Key to Switching Waveforms

Waveform	Inputs	Outputs	
	Steady		
	Char	nging from H to L	
	Char	nging from L to H	
	Don't Care, Any Change Permitted	Changing, State Unknown	
$\longrightarrow$	Does Not Apply	Center Line is High Impedance State (High Z)	

### Notes:

# 14.5 Switching Waveforms



Figure 14.4 Input Waveforms and Measurement Levels

# 14.6 V<sub>CC</sub> Power-up

Parameter	Description	Test Setup	Speed	Unit
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time	Min	1	ms

### Notes:

- 1. The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.
- 2. S29WS128N:  $V_{CC}$  ramp rate is > 1V/100  $\mu$ s and for  $V_{CC}$  ramp rate of < 1 V / 100  $\mu$ s a hardware reset is required.




Figure I4.5 V<sub>CC</sub> Power-up Diagram

**70** 

<sup>1.</sup> The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.



# 14.7 DC Characteristics (CMOS Compatible)

Parameter	Description (Notes)	Test Conditions (Note	es I, 8)	Min	Тур	Max	Unit
ILI	Input Load Current	$V_{IN} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC}$			±1	μΑ	
I <sub>LO</sub>	Output Leakage Current (2)	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $V_{CC} =$	V <sub>CC</sub> max			±1	μΑ
		$CE\# = V_{II}$ , $OE\# = V_{IH}$ ,	54 MHz		27	54	mA
		$WE# = V_{IH}$ , burst length	66 MHz		28	60	mA
		= 8	80 MHz		30	66	mA
		$CE\# = V_{IL}, OE\# = V_{IH},$	54 MHz		28	48	mA
		WE# = V <sub>IH</sub> , burst length	66 MHz		30	54	mA
1	V <sub>CC</sub> Active burst Read Current	= 16	80 MHz		32	60	mA
I <sub>CCB</sub>	VCC Active buist Read Current	CE# = V <sub>II</sub> , OE# = V <sub>IH</sub> ,	54 MHz		29	42	mA
		WE# = V <sub>IH</sub> , burst length	66 MHz		32	48	mA
		= 32	80 MHz		34	54	mA
		$CE\# = V_{II}$ , $OE\# = V_{IH}$ ,	54 MHz		32	36	mA
		$WE# = V_{IH}$ , burst length	66 MHz		35	42	mA
		= Continuous	80 MHz		38	48	mA
			10 MHz		34	45	mA
I <sub>CC1</sub>	V <sub>CC</sub> Active Asynchronous Read Current (3)	$CE\# = V_{IL}, OE\# = V_{IH},$ $WE\# = V_{IH}$	5 MHz		17	26	mA
	(2)		1 MHz		4	7	mA
I <sub>CC2</sub>	V <sub>CC</sub> Active Write Current (4)	$CE\# = V_{IL}, OE\# = V_{IH},$	V <sub>ACC</sub>		1	5	μΑ
1002	VCC Active write current (4)	ACC = V <sub>IH</sub>	V <sub>CC</sub>		24	52.5	mA
1	V <sub>CC</sub> Standby Current (5, 6)	CE# = RESET# =	V <sub>ACC</sub>		1	5	μΑ
I <sub>CC3</sub>	V <sub>CC</sub> Standby Current (3, 6)	$V_{CC} \pm 0.2 V$	V <sub>CC</sub>		20	70	μΑ
I <sub>CC4</sub>	V <sub>CC</sub> Reset Current (6)	$RESET# = V_{IL}, CLK = V_{IL}$	•		70	250	μΑ
I <sub>CC5</sub>	V <sub>CC</sub> Active Current (Read While Write) (6)	CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub> , AC 5 MHz	C = V <sub>IH</sub> @		50	60	mA
I <sub>CC6</sub>	V <sub>CC</sub> Sleep Current (6)	$CE\# = V_{IL}, OE\# = V_{IH}$			2	70	μΑ
	Accelerated Program Current	$CE\# = V_{IL}, OE\# = V_{IH}$	V <sub>ACC</sub>		6	20	mA
I <sub>ACC</sub>	(7)	$V_{ACC} = 9.5 V$	V <sub>CC</sub>		14	20	mA
V <sub>IL</sub>	Input Low Voltage	V <sub>CC</sub> = 1.8 V	I.	-0.5		0.4	V
V <sub>IH</sub>	Input High Voltage	V <sub>CC</sub> = 1.8 V		V <sub>CC</sub> - 0.4		$V_{CC} + 0.4$	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 100 \ \mu\text{A}, \ V_{CC} = V_{CC}$	min = V <sub>CC</sub>			0.1	V
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -100 \mu\text{A},  V_{CC} = V_{CC}$	min = V <sub>CC</sub>	V <sub>CC</sub>			V
V <sub>HH</sub>	Voltage for Accelerated Program			8.5		9.5	V
$V_{LKO}$	Low V <sub>CC</sub> Lock-out Voltage					1.4	V

- 1. Maximum  $I_{CC}$  specifications are tested with  $V_{CC} = V_{CC} max$ .
- 2. CE# must be set high when measuring the RDY pin.
- 3. The  $I_{CC}$  current listed is typically less than 3.5 mA/MHz, with OE# at  $V_{IH}$ .
- 4.  $I_{CC}$  active while Embedded Erase or Embedded Program is in progress.
- 5. Device enters automatic sleep mode when addresses are stable for  $t_{ACC}$  + 20 ns. Typical sleep mode current is equal to  $I_{CC3}$ .
- 6.  $V_{IH} = V_{CC} \pm 0.2 \text{ V} \text{ and } V_{IL} > -0.1 \text{ V}.$
- 7. Total current during accelerated programming is the sum of  $V_{ACC}$  and  $V_{CC}$  currents.
- 8.  $V_{ACC} = V_{HH}$  on ACC input.
- 9. The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.



# **I4.8 AC Characteristics**

## 14.8.1 CLK Characterization

Parameter	Description		54 MHz	66 MHz	80 MHz	Unit
f <sub>CLK</sub>	CLK Frequency	Max	54	66	80	MHz
t <sub>CLK</sub>	CLK Period	Min	18.5	15.1	12.5	ns
t <sub>CH</sub>	CLK High Time	Min	7.4	<i>t</i> 1	F O	20
t <sub>CL</sub>	CLK Low Time	Min	7.4	6.1	5.0	ns
t <sub>CR</sub>	CLK Rise Time	Mov	3	2	2.5	no
t <sub>CF</sub>	CLK Fall Time	Max	3	3	2.5	ns

#### Notes:

- 1. The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.
- 2. Not 100% tested.




Figure I4.6 CLK Characterization

**72** 



# 14.8.2 Synchronous/Burst Read

Para	meter						
JEDEC	Standard	Description		54 MHz	66 MHz	80 MHz	Unit
	t <sub>IACC</sub>	Latency	Max		80		ns
	t <sub>BACC</sub>	Burst Access Time Valid Clock to Output Delay	Max	13.5	11.2	9	ns
	t <sub>ACS</sub>	Address Setup Time to CLK (Note 1)	Min	5		4	ns
	t <sub>ACH</sub>	Address Hold Time from CLK (Note 1)	Min	7		6	ns
	t <sub>BDH</sub>	Data Hold Time from Next Clock Cycle	Min	4		3	ns
	t <sub>CR</sub>	Chip Enable to RDY Valid	Max	13.5	11.2	9	ns
	t <sub>OE</sub>	Output Enable to Output Valid	Max	13.5	1.	1.2	ns
	t <sub>CEZ</sub>	Chip Enable to High Z (Note 2)	Max		10		ns
	t <sub>OEZ</sub>	Output Enable to High Z (Note 2)	Max			ns	
	t <sub>CES</sub>	CE# Setup Time to CLK	Min	4			ns
	t <sub>RDYS</sub>	RDY Setup Time to CLK	Min	5	4	3.5	ns
	t <sub>RACC</sub>	Ready Access Time from CLK	Max	13.5	11.2	9	ns
	t <sub>CAS</sub>	CE# Setup Time to AVD#	Min		0		ns
	t <sub>AVC</sub>	AVD# Low to CLK	Min		4		
	t <sub>AVD</sub>	AVD# Pulse	Min		8		ns
	f <sub>CLK</sub>	Minimum clock frequency	Min	1	1	1	MHz

- 1. Addresses are latched on the first rising edge of CLK.
- 2. Not 100% tested.
- 3. The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.


**Table 14.2 Synchronous Wait State Requirements** 

Max Frequency	Wait State Requirement
01 MHz < Freq. ≤ 14 MHz	2
14 MHz < Freq. ≤ 27 MHz	3
27 MHz < Freq. ≤ 40 MHz	4
40 MHz < Freq. ≤ 54 MHz	5
54 MHz < Freq. ≤ 67 MHz	6
67 MHz < Freq. ≤ 80 MHz	7



#### 14.8.3 Timing Diagrams


5 cycles for initial access shown.



- 1. Figure shows total number of wait states set to five cycles. The total number of wait states can be programmed from two cycles to seven cycles.
- 2. If any burst address occurs at "address + 1", "address + 2", or "address + 3", additional clock delay cycles are inserted, and are indicated by RDY.
- 3. The device is in synchronous mode.

Figure 14.7 CLK Synchronous Burst Mode Read





#### Notes:

- 1. Figure shows total number of wait states set to seven cycles. The total number of wait states can be programmed from two cycles to seven cycles.
- 2. If any burst address occurs at "address + 1", "address + 2", or "address + 3", additional clock delay cycles are inserted, and are indicated by RDY.
- 3. The device is in synchronous mode with wrap around.
- 4. D8-DF in data waveform indicate the order of data within a given 8-word address range, from lowest to highest. Starting address in figure is the 4th address in range (0-F).





Figure 14.8 8-word Linear Burst with Wrap Around

- 1. Figure shows total number of wait states set to seven cycles. The total number of wait states can be programmed from two cycles to seven cycles. Clock is set for active rising edge.
- 2. If any burst address occurs at "address + 1", "address + 2", or "address + 3", additional clock delay cycles are inserted, and are indicated by RDY.
- 3. The device is in asynchronous mode with out wrap around.
- 4. DC-D13 in data waveform indicate the order of data within a given 8-word address range, from lowest to highest. Starting address in figure is the 1st address in range (c-13).

Figure I4.9 8-word Linear Burst without Wrap Around





#### Notes:

- 1. Figure assumes 6 wait states for initial access and synchronous read.
- 2. The Set Configuration Register command sequence has been written with CR8=0; device outputs RDY one cycle before valid data.

Figure 14.10 Linear Burst with RDY Set One Cycle Before Data

## 14.8.4 AC Characteristics—Asynchronous Read


Par	ameter						80	
JEDEC	Standard	Descr	ription		54 MHz	66 MHz	MHz	Unit
	t <sub>CE</sub>	Access Time from CE# Lo	W	Max		ns		
	t <sub>ACC</sub>	Asynchronous Access Tim	e	Max		ns		
	t <sub>AVDP</sub>	AVD# Low Time		Min		8		ns
	t <sub>AAVDS</sub>	Address Setup Time to Ris	sing Edge of AVD#	Min		ns		
	t <sub>AAVDH</sub>	Address Hold Time from R	Rising Edge of AVD#	Min	7	6		ns
	t <sub>OE</sub>	Output Enable to Output \	/alid	Max	13.5			ns
	+	Output Enable Hold Time	Read	Min	0			ns
	t <sub>OEH</sub>	Output Enable Hold Time	Min		10		ns	
	t <sub>OEZ</sub>	Output Enable to High Z (	see Note)	Max	10			ns
	t <sub>CAS</sub>	CE# Setup Time to AVD#		Min		0		ns

#### Notes:

- 1. Not 100% tested.
- 2. The content in this document is Advance information for the S29WS128N.

76





**Note:** RA = Read Address, RD = Read Data.

Figure 14.11 Asynchronous Mode Read



# 14.8.5 Hardware Reset (RESET#)

Para	meter				
JEDEC	Std.	Description	All Speed Options	Unit	
	t <sub>RP</sub>	RESET# Pulse Width	Min	30	μs
	t <sub>RH</sub>	Reset High Time Before Read (See Note)	Min	200	ns

#### Notes:

- 1. Not 100% tested.
- 2. The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.




Figure I4.I2 Reset Timings

**78 S7IWS-Nx0 Based MCPs** S7IWS-N\_0I\_A4 September 15, 2005



# 14.8.6 Erase/Program Timing

Para	ameter							
JEDEC	Standard	Descripti	on		54 MHz	66 MHz	80 MHz	Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time (Note 1)		Min		80	l .	ns
		A	Synchronous			ns		
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time (Notes 2, 3)	Asynchronous	Min		0		ns
		Address Hold Time (Notes 2, 2)	Synchronous	Min		9		
$t_{WLAX}$	t <sub>AH</sub>	Address Hold Time (Notes 2, 3)	Asynchronous	Min		20		ns
	t <sub>AVDP</sub>	AVD# Low Time	•	Min		8		ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup Time		Min	45		20	ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold Time		Min		0		ns
t <sub>GHWL</sub>	t <sub>GHWL</sub>	Read Recovery Time Before Write		Min		0		ns
	t <sub>CAS</sub>	CE# Setup Time to AVD#		Min		0		ns
t <sub>WHEH</sub>	t <sub>CH</sub>	CE# Hold Time		Min			ns	
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Pulse Width		Min		30		ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Pulse Width High		Min		20		ns
	t <sub>SR/W</sub>	Latency Between Read and Write Op	erations	Min		0		ns
	t <sub>VID</sub>	V <sub>ACC</sub> Rise and Fall Time		Min	500			ns
	t <sub>VIDS</sub>	V <sub>ACC</sub> Setup Time (During Accelerated	d Programming)	Min			μs	
t <sub>ELWL</sub>	t <sub>CS</sub>	CE# Setup Time to WE#		Min	5			ns
	t <sub>AVSW</sub>	AVD# Setup Time to WE#		Min			ns	
	t <sub>AVHW</sub>	AVD# Hold Time to WE#		Min			ns	
	t <sub>AVSC</sub>	AVD# Setup Time to CLK		Min		5		ns
	t <sub>AVHC</sub>	AVD# Hold Time to CLK		Min		5		ns
	t <sub>CSW</sub>	Clock Setup Time to WE#		Min		5		ns
	t <sub>WEP</sub>	Noise Pulse Margin on WE#		Max		3		ns
	t <sub>SEA</sub>	Sector Erase Accept Time-out		Max		50		μs
	t <sub>ESL</sub>	Erase Suspend Latency		Max		20		μs
	t <sub>PSL</sub>	Program Suspend Latency		Max			μs	
	t <sub>ASP</sub>	Toggle Time During Erase within a Pr	rotected Sector	Тур	0			μs
	t <sub>PSP</sub>	Toggle Time During Programming W	ithin a Protected Sector	Тур		0		μs

- 1. Not 100% tested.
- 2. Asynchronous read mode allows Asynchronous program operation only. Synchronous read mode allows both Asynchronous and Synchronous program operation.
- 3. In asynchronous program operation timing, addresses are latched on the falling edge of WE#. In synchronous program operation timing, addresses are latched on the rising edge of CLK.
- 4. See the Erase and Programming Performance section for more information.
- 5. Does not include the preprogramming time.
- 6. The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.







Figure I4.I3 Chip/Sector Erase Operation Timings

S7IWS-Nx0 Based MCPs






- 1. PA = Program Address, PD = Program Data, VA = Valid Address for reading status bits.
- 2. "In progress" and "complete" refer to status of program operation.
- 3. A23–A14 for the WS256N (A22–A14 for the WS128N) are don't care during command sequence unlock cycles.
- 4. CLK can be either  $V_{IL}$  or  $V_{IH}$ .
- 5. The Asynchronous programming operation is independent of the Set Device Read Mode bit in the Configuration Register.

Figure I4.I4 Program Operation Timing Using AVD#






- 1. PA = Program Address, PD = Program Data, VA = Valid Address for reading status bits.
- 2. "In progress" and "complete" refer to status of program operation.
- 3. A23-A14 for the WS256N (A22-A14 for the WS128N) are don't care during command sequence unlock cycles.
- 4. Addresses are latched on the first rising edge of CLK.
- 5. Either CE# or AVD# is required to go from low to high in between programming command sequences.
- 6. The Synchronous programming operation is dependent of the Set Device Read Mode bit in the Configuration Register. The Configuration Register must be set to the Synchronous Read Mode.

Figure 14.15 Program Operation Timing Using CLK in Relationship to AVD#





Note: Use setup and hold times from conventional program operation.


AVD#  $t_{CEZ}$ CE# -t<sub>OEZ</sub> toE OE# WE#  $t_{ACC}$ High Z Addresses VA VA High Z Status Data Status Data Data

Figure 14.16 Accelerated Unlock Bypass Programming Timing

- 1. Status reads in figure are shown as asynchronous.
- 2. VA = Valid Address. Two read cycles are required to determine status. When the Embedded Algorithm operation is completeData# Polling outputs true data.

Figure 14.17 Data# Polling Timings (During Embedded Algorithm)





#### Notes:

- 1. Status reads in figure are shown as asynchronous.
- 2. VA = Valid Address. Two read cycles are required to determine status. When the Embedded Algorithm operation is complete, .

Figure 14.18 Toggle Bit Timings (During Embedded Algorithm)


#### Notes:

- 1. The timings are similar to synchronous read timings.
- 2. VA = Valid Address. Two read cycles are required to determine status. When the Embedded Algorithm operation is complete, .
- 3. RDY is active with data (D8 = 1 in the Configuration Register). When D8 = 0 in the Configuration Register, RDY is active one clock cycle before data.

Figure 14.19 Synchronous Data Polling Timings/Toggle Bit Timings


**84 S7IWS-Nx0 Based MCPs** S7IWS-N\_0I\_A4 September 15, 2005





**Note:** DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE# or CE# to toggle DQ2 and DQ6.

Figure I4.20 DQ2 vs. DQ6




- 1. RDY(1) active with data (D8 = 1 in the Configuration Register).
- 2. RDY(2) active one clock cycle before data (D8 = 0 in the Configuration Register).
- 3. Cxx indicates the clock that triggers Dxx on the outputs; for example, C60 triggers D60.
- 4. Figure shows the device not crossing a bank in the process of performing an erase or program.
- 5. RDY does not go low and no additional wait states are required for  $WS \le 5$ .

Figure 14.21 Latency with Boundary Crossing when Frequency > 66 MHz




Address boundary occurs every 128 words, beginning at address 00007Fh: (0000FFh, 00017Fh, etc.) Address 000000h is also a boundary crossing.



- 1. RDY(1) active with data (D8 = 1 in the Configuration Register).
- 2. RDY(2) active one clock cycle before data (D8 = 0 in the Configuration Register).
- 3. Cxx indicates the clock that triggers Dxx on the outputs; for example, C60 triggers D60.
- 4. Figure shows the device crossing a bank in the process of performing an erase or program.
- 5. RDY does not go low and no additional wait states are required for  $WS \le 5$ .

Figure 14.22 Latency with Boundary Crossing into Program/Erase Bank






#### Wait State Configuration Register Setup:

D13, D12, D11 = "111" \Rightarrow Reserved
D13, D12, D11 = "110" \Rightarrow Reserved
D13, D12, D11 = "101" \Rightarrow 5 programmed, 7 total
D13, D12, D11 = "100" \Rightarrow 4 programmed, 6 total
D13, D12, D11 = "011" \Rightarrow 3 programmed, 5 total

Note: Figure assumes address D0 is not at an address boundary, and wait state is set to "101".

Figure 14.23 Example of Wait States Insertion





**Note:** Breakpoints in waveforms indicate that system may alternately read array data from the "non-busy bank" while checking the status of the program or erase operation in the "busy" bank. The system should read status twice to ensure valid information.

Figure I4.24 Back-to-Back Read/Write Cycle Timings

88 S71WS-Nx0 Based MCPs S71WS-N\_01\_A4 September 15, 2005



#### 14.8.7 Erase and Programming Performance

Parameter			Typ (Note I)	Max (Note 2)	Unit	Comments
Sector Erase Time	64 Kword	$V_{CC}$	0.6	3.5		
Sector Erase Time	16 Kword	$V_{CC}$	<0.15	2	S	
		V <sub>CC</sub>	153.6 (WS256N) 77.4 (WS128N)	308 (WS256N) 154 (WS128N)		Excludes 00h programming prior to erasure (Note 4)
Chip Erase Time		ACC	130.6 (WS256N) 65.8 (WS128N)	262 (WS256N) 132 (WS128N)	S	
Single Word Programmi	ng Time	$V_{CC}$	40	400	116	
(Note 8)		ACC	24	240	μs	
Effective Word Program	fective Word Programming Time		9.4	94		
utilizing Program Write	Buffer	ACC	6	60	μs	
Total 32-Word Buffer Pro	ogramming	V <sub>CC</sub>	300	3000		
Time		ACC	192	1920	μs	
Chip Programming Time (Note 3)		V <sub>CC</sub>	157.3 (WS256N) 78.6 (WS128N)	314.6 (WS256N) 157.3 (WS128N)	S	Excludes system
		ACC	100.7 (WS256N) 50.3 (WS128N)	201.3 (WS256N) 100.7 (WS128N)	5	(Note 5)

- 1. Typical program and erase times assume the following conditions:  $25^{\circ}$ C, 1.8 V  $V_{CC}$ , 10,000 cycles; checkerboard data pattern.
- 2. Under worst case conditions of 90°C,  $V_{CC} = 1.70 \text{ V}$ , 100,000 cycles.
- 3. Typical chip programming time is considerably less than the maximum chip programming time listed, and is based on utilizing the Write Buffer.
- 4. In the pre-programming step of the Embedded Erase algorithm, all words are programmed to 00h before erasure.
- 5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See the Appendix for further information on command definitions.
- 6. Contact the local sales office for minimum cycling endurance values in specific applications and operating conditions
- 7. Refer to Application Note "Erase Suspend/Resume Timing" for more details.
- 8. Word programming specification is based upon a single word programming operation not utilizing the write buffer.
- 9. The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.



# 14.8.8 BGA Ball Capacitance

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0$	5.3	6.3	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0	5.8	6.8	pF
C <sub>IN2</sub>	Control Pin Capacitance	$V_{IN} = 0$	6.3	7.3	pF

#### Notes:

- 1. Sampled, not 100% tested.
- 2. Test conditions  $T_A = 25^{\circ}C$ ; f = 1.0 MHz.
- 3. The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.

**90 S7IWS-Nx0 Based MCPs** S7IWS-N\_0I\_A4 September 15, 2005



# **I5** Appendix

This section contains information relating to software control or interfacing with the Flash device. For additional information and assistance regarding software, see the Additional Resources section on page 23, or explore the Web at www.amd.com and www.fujitsu.com.



Table I5.I Memory Array Commands

		S					Bus (	Cycles (I	Notes 1-5)					
	Command Sequence	Cycles	Firs	t	Sec	ond	Thir	ď	Four	th	Fift	h	Sixt	h
	(Notes)	ં	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Asyno	chronous Read (6)	1	RA	RD										
Reset	(7)	1	XXX	F0										
. 8	Manufacturer ID	4	555	AA	2AA	55	[BA]555	90	[BA]X00	0001				
ct fo	Device ID (9)	6	555	AA	2AA	55	[BA]555	90	[BA]X01	227E	BA+X0E	Data	BA+X0F	2200
Auto- select (8)	Indicator Bits (10)	4	555	AA	2AA	55	[BA]555	90	[BA]X03	Data				
Progra	am	4	555	AA	2AA	55	555	A0	PA	PD				
Write	to Buffer (11)	6	555	AA	2AA	55	PA	25	PA	WC	PA	PD	WBL	PD
Progra	am Buffer to Flash	1	SA	29										
Write	to Buffer Abort Reset (12)	3	555	AA	2AA	55	555	F0						
Chip I	Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
Secto	r Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30
Erase	/Program Suspend (13)	1	BA	В0										
Erase	/Program Resume (14)	1	BA	30										
Set C	onfiguration Register (18)	4	555	AA	2AA	55	555	D0	X00	CR				
Read	Configuration Register	4	555	AA	2AA	55	555	C6	X00	CR				
CFI Q	uery (15)	1	[BA]555	98										
SS	Entry	3	555	AA	2AA	55	555	20						
/pa	Program (16)	2	XXX	A0	PA	PD								
A Od, 9	CFI (16)	1	XXX	98										
Unlock Bypass Mode	Reset	2	XXX	90	XXX	00								
Ľ	Entry	3	555	AA	2AA	55	555	88						
ر ∭د	Program (17)	4	555	AA	2AA	55	555	A0	PA	PD				
sd S	Read (17)	1	00	Data										
Secured Silicon Sector	Exit (17)	4	555	AA	2AA	55	555	90	XXX	00				

#### Legend:

X = Don't care.

RA = Read Address.

RD = Read Data.

PA = Program Address. Addresses latch on the rising edge of the AVD# pulse or active edge of CLK, whichever occurs first.

PD = Program Data. Data latches on the rising edge of WE# or CE# pulse, whichever occurs first.

#### Notes:

- See Table 10.1 for description of bus operations.
- 2. All values are in hexadecimal.
- 3. Shaded cells indicate read cycles.
- Address and data bits not specified in table, legend, or notes are don't cares (each hex digit implies 4 bits of data).
- Writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state. The system must write the reset command to return the device to reading array data.
- 6. No unlock or command cycles required when bank is reading array data.
- 7. Reset command is required to return to reading array data (or to the erase-suspend-read mode if previously in Erase Suspend) when a bank is in the autoselect mode, or if DQ5 goes high (while the bank is providing status information) or performing sector lock/unlock.
- 8. The system must provide the bank address. See Autoselect section for more information.
- 9. Data in cycle 5 is 2230 (WS256N) or 2231 (WS128N).
- 10. See Table 10.9 for indicator bit values.
- Total number of cycles in the command sequence is determined by the number of words written to the write buffer.
- 12. Command sequence resets device for next command after writeto-buffer operation.

SA = Sector Address. WS256N = A23-A14; WS128N = A22-A14.

BA = Bank Address. WS256N = A23-A20: WS128N = A22-A20.

CR = Configuration Register data bits D15-D0.

WBL = Write Buffer Location. Address must be within the same write buffer page as PA.

WC = Word Count. Number of write buffer locations to load minus 1.

- 13. System may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation, and requires the bank address.
- 14. Erase Resume command is valid only during the Erase Suspend mode, and requires the bank address.
- Command is valid when device is ready to read array data or when device is in autoselect mode. Address equals 55h on all future devices, but 555h for WS256N/128N.
- Requires Entry command sequence prior to execution. Unlock Bypass Reset command is required to return to reading array data.
- 17. Requires Entry command sequence prior to execution. Secured Silicon Sector Exit Reset command is required to exit this mode; device may otherwise be placed in an unknown state.
- 18. Requires reset command to configure the Configuration Register.



#### **Table 15.2 Sector Protection Commands**

		Si					В	us Cycle	es (Note	es 1–4)						
Com	Command Sequence		Fi	rst	Se	cond	Thi	rd	Fou	ırth	Fi	fth	Si	xth	Sev	enth
	(Notes)	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
	Command Set Entry (5)	3	555	AA	2AA	55	555	40								
Lock Register	Program (6, 12)	2	XX	A0	77/00	data										
Bits	Read (6)	1	77	data												
	Command Set Exit (7)	2	XX	90	XX	00										
	Command Set Entry (5)	3	555	AA	2AA	55	555	60								
Password	Program [0-3] (8)	2	XX	A0	00	PWD[0-3]										
Protection	Read (9)	4	000	PWD0	001	PWD1	002	PWD2	003	PWD3						
Trotection	Unlock	7	00	25	00	03	00	PWD0	01	PWD1	02	PWD2	03	PWD3	00	29
	Command Set Exit (7)	2	XX	90	XX	00										
	Command Set Entry (5)	3	555	AA	2AA	55	[BA]555	C0								
Non-Volatile Sector	PPB Program (10)	2	XX	A0	SA	00										
	All PPB Erase (10, 11)	2	XX	80	00	30										
Protection (PPB)	PPB Status Read	1	SA	RD(0)												
	Command Set Exit (7)	2	XX	90	XX	00										
Global	Command Set Entry (5)	3	555	AA	2AA	55	[BA]555	50								
Volatile Sector	PPB Lock Bit Set	2	XX	A0	XX	00										
Protection Freeze	PPB Lock Bit Status Read	1	BA	RD(0)												
(PPB Lock)	Command Set Exit (7)	2	XX	90	XX	00										
	Command Set Entry (5)	3	555	AA	2AA	55	[BA]555	E0								
Volatile Sector	DYB Set	2	XX	A0	SA	00										
Protection	DYB Clear	2	XX	A0	SA	01										
(DYB)	DYB Status Read	1	SA	RD(0)												
	Command Set Exit (7)	2	XX	90	XX	00										

#### Legend:

X = Don't care.

RA = Address of the memory location to be read.

PD(0) = Secured Silicon Sector Lock Bit. PD(0), or bit[0].

 $PD(1) = Persistent \ Protection \ Mode \ Lock \ Bit. \ PD(1), \ or \ bit[1], \ must be set to '0' for protection \ while \ PD(2), \ bit[2] \ must be left as '1'. \ PD(2) = Password \ Protection \ Mode \ Lock \ Bit. \ PD(2), \ or \ bit[2], \ must be set to '0' for protection \ while \ PD(1), \ bit[1] \ must be left as '1'. \ PD(3) = Protection \ Mode \ OTP \ Bit. \ PD(3) \ or \ bit[3].$ 

 $SA = Sector \ Address. \ WS256N = A23-A14; \ WS128N = A22-A14.$ 

#### Notes:

- 1. All values are in hexadecimal.
- 2. Shaded cells indicate read cycles.
- Address and data bits not specified in table, legend, or notes are don't cares (each hex digit implies 4 bits of data).
- Writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state. The system must write the reset command to return the device to reading array data.
- Entry commands are required to enter a specific mode to enable instructions only available within that mode.
- 6. If both the Persistent Protection Mode Locking Bit and the Password Protection Mode Locking Bit are set at the same time, the command operation aborts and returns the device to the default Persistent Sector Protection Mode during 2nd bus cycle. Note that on all future devices, addresses equal 00h, but is currently 77h for the WS256N only. See Tables 11.1 and 11.2 for explanation of lock bits.
- 7. Exit command must be issued to reset the device into read mode; device may otherwise be placed in an unknown state.

BA = Bank Address. WS256N = A23–A20; WS128N = A22–A20. PWD3–PWD0 = Password Data. PD3–PD0 present four 16 bit combinations that represent the 64-bit Password

PWA = Password Address. Address bits A1 and A0 are used to select each 16-bit portion of the 64-bit entity.

PWD = Password Data.

RD(0), RD(1), RD(2) = DQ0, DQ1, or DQ2 protection indicator bit. If protected, DQ0, DQ1, or DQ2 = 0. If unprotected, DQ0, DQ1, DQ2 = 1.

- 8. Entire two bus-cycle sequence must be entered for each portion of the password.
- 9. Full address range is required for reading password.
- 10. See Figure 11.2 for details.
- 11. "All PPB Erase" command pre-programs all PPBs before erasure to prevent over-erasure.
- 12. The second cycle address for the lock register program operation is 77 for S29WS256N; however, for WS128N this address is 00.



# 15.1 Common Flash Memory Interface

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified soft-ware algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and back-ward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address (BA)555h any time the device is ready to read array data. The system can read CFI information at the addresses given in Tables 15.3–15.6) within that bank. All reads outside of the CFI address range, within the bank, returns non-valid data. Reads from other banks are allowed, writes are not. To terminate reading CFI data, the system must write the reset command.

The following is a C source code example of using the CFI Entry and Exit functions. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

```
/* Example: CFI Entry command */
    *( (UINT16 *)bank_addr + 0x555 ) = 0x0098;    /* write CFI entry command    *,

/* Example: CFI Exit command */
    *( (UINT16 *)bank_addr + 0x000 ) = 0x00F0;    /* write cfi exit command    *,
```

For further information, please refer to the CFI Specification (see JEDEC publications JEP137-A and JESD68.01and CFI Publication 100). Please contact your sales office for copies of these documents.

Addresses	Data	Description
10h 11h 12h	0051h 0052h 0059h	Query Unique ASCII string "QRY"
13h 14h	0002h 0000h	Primary OEM Command Set
15h 16h	0040h 0000h	Address for Primary Extended Table
17h 18h	0000h 0000h	Alternate OEM Command Set (00h = none exists)
19h 1Ah	0000h 0000h	Address for Alternate OEM Extended Table (00h = none exists)

Table 15.3 CFI Query Identification String

Table	15.4	System	Interface	String
lable	13.4	2A2relli	mileriace	Strills

Addresses	Data	Description
1Bh	0017h	V <sub>CC</sub> Min. (write/erase) D7-D4: volt, D3-D0: 100 millivolt
1Ch	0019h	V <sub>CC</sub> Max. (write/erase) D7-D4: volt, D3-D0: 100 millivolt
1Dh	0000h	$V_{PP}$ Min. voltage (00h = no $V_{PP}$ pin present)
1Eh	0000h	V <sub>pp</sub> Max. voltage (00h = no V <sub>pp</sub> pin present)
1Fh	0006h	Typical timeout per single byte/word write 2 <sup>N</sup> µs
20h	0009h	Typical timeout for Min. size buffer write $2^{N} \mu s$ (00h = not supported)
21h	000Ah	Typical timeout per individual block erase 2 <sup>N</sup> ms
22h	0000h	Typical timeout for full chip erase 2 <sup>N</sup> ms (00h = not supported)
23h	0004h	Max. timeout for byte/word write 2 <sup>N</sup> times typical
24h	0004h	Max. timeout for buffer write 2 <sup>N</sup> times typical
25h	0003h	Max. timeout per individual block erase 2 <sup>N</sup> times typical
26h	0000h	Max. timeout for full chip erase $2^{\mathbb{N}}$ times typical (00h = not supported)



**Table I5.5 Device Geometry Definition** 

Addresses	Data	Description
27h	0019h (WS256N) 0018h (WS128N)	Device Size = 2 <sup>N</sup> byte
28h 29h	0001h 0000h	Flash Device Interface description (refer to CFI publication 100)
2Ah 2Bh	0006h 0000h	Max. number of bytes in multi-byte write = $2^N$ (00h = not supported)
2Ch	0003h	Number of Erase Block Regions within device
2Dh 2Eh 2Fh 30h	0003h 0000h 0080h 0000h	Erase Block Region 1 Information (refer to the CFI specification or CFI publication 100)
31h	00FDh (WS256N) 007Dh (WS128N)	
32h 33h 34h	0000h 0000h 0002h	Erase Block Region 2 Information
35h 36h 37h 38h	0003h 0000h 0080h 0000h	Erase Block Region 3 Information
39h 3Ah 3Bh 3Ch	0000h 0000h 0000h 0000h	Erase Block Region 4 Information



Table I5.6 Primary Vendor-Specific Extended Query

Addresses	Data	Description
40h 41h 42h	0050h 0052h 0049h	Query-unique ASCII string "PRI"
43h	0031h	Major version number, ASCII
44h	0034h	Minor version number, ASCII
45h	0100h	Address Sensitive Unlock (Bits 1-0) 0 = Required, 1 = Not Required Silicon Technology (Bits 5-2) 0100 = 0.11 µm
46h	0002h	Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write
47h	0001h	Sector Protect 0 = Not Supported, X = Number of sectors in per group
48h	0000h	Sector Temporary Unprotect 00 = Not Supported, 01 = Supported
49h	0008h	Sector Protect/Unprotect scheme 08 = Advanced Sector Protection
4Ah	00F3h (WS256N) 007Bh (WS128N)	Simultaneous Operation Number of Sectors in all banks except boot bank
4Bh	0001h	Burst Mode Type 00 = Not Supported, 01 = Supported
4Ch	0000h	Page Mode Type 00 = Not Supported, 01 = 4 Word Page, 02 = 8 Word Page, 04 = 16 Word Page
4Dh	0085h	ACC (Acceleration) Supply Minimum  00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Eh	0095h	ACC (Acceleration) Supply Maximum  00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Fh	0001h	Top/Bottom Boot Sector Flag 0001h = Dual Boot Device
50h	0001h	Program Suspend. 00h = not supported
51h	0001h	Unlock Bypass 00 = Not Supported, 01=Supported
52h	0007h	Secured Silicon Sector (Customer OTP Area) Size 2 <sup>N</sup> bytes
53h	0014h	Hardware Reset Low Time-out during an embedded algorithm to read mode Maximum 2 <sup>N</sup> ns
54h	0014h	Hardware Reset Low Time-out not during an embedded algorithm to read mode Maximum 2 <sup>N</sup> ns
55h	0005h	Erase Suspend Time-out Maximum 2 <sup>N</sup> ns
56h	0005h	Program Suspend Time-out Maximum 2 <sup>N</sup> ns
57h	0010h	Bank Organization: X = Number of banks
58h	0013h (WS256N) 000Bh (WS128N)	Bank 0 Region Information. X = Number of sectors in bank
59h	0010h (WS256N) 0008h (WS128N)	Bank 1 Region Information. X = Number of sectors in bank



Table I5.6 Primary Vendor-Specific Extended Query (Continued)

Addresses	Data	Description
5Ah	0010h (WS256N) 0008h (WS128N)	Bank 2 Region Information. X = Number of sectors in bank
5Bh	0010h (WS256N) 0008h (WS128N)	Bank 3 Region Information. X = Number of sectors in bank
5Ch	0010h (WS256N) 0008h (WS128N)	Bank 4 Region Information. X = Number of sectors in bank
5Dh	0010h (WS256N) 0008h (WS128N)	Bank 5 Region Information. X = Number of sectors in bank
5Eh	0010h (WS256N) 0008h (WS128N)	Bank 6 Region Information. X = Number of sectors in bank
5Fh	0010h (WS256N) 0008h (WS128N)	Bank 7 Region Information. X = Number of sectors in bank
60h	0010h (WS256N) 0008h (WS128N)	Bank 8 Region Information. X = Number of sectors in bank
61h	0010h (WS256N) 0008h (WS128N)	Bank 9 Region Information. X = Number of sectors in bank
62h	0010h (WS256N) 0008h (WS128N)	Bank 10 Region Information. X = Number of sectors in bank
63h	0010h (WS256N) 0008h (WS128N)	Bank 11 Region Information. X = Number of sectors in bank
64h	0010h (WS256N) 0008h (WS128N)	Bank 12 Region Information. X = Number of sectors in bank
65h	0010h (WS256N) 0008h (WS128N)	Bank 13 Region Information. X = Number of sectors in bank
66h	0010h (WS256N) 0008h (WS128N)	Bank 14 Region Information. X = Number of sectors in bank
67h	0013h (WS256N) 000Bh (WS128N)	Bank 15 Region Information. X = Number of sectors in bank



# **16 Commonly Used Terms**

Term	Definition
ACC	ACCelerate. A special purpose input signal which allows for faster programming or erase operation when raised to a specified voltage above $V_{CC}$ . In some devices ACC may protect all sectors when at a low voltage.
A <sub>max</sub>	Most significant bit of the address input [A23 for 256Mbit, A22 for128Mbit, A21 for 64Mbit]
A <sub>min</sub>	Least significant bit of the address input signals (A0 for all devices in this document).
Asynchronous	Operation where signal relationships are based only on propagation delays and are unrelated to synchronous control (clock) signal.
Autoselect	Read mode for obtaining manufacturer and device information as well as sector protection status.
Bank	Section of the memory array consisting of multiple consecutive sectors. A read operation in one bank, can be independent of a program or erase operation in a different bank for devices that offer simultaneous read and write feature.
Boot sector	Smaller size sectors located at the top and or bottom of Flash device address space. The smaller sector size allows for finer granularity control of erase and protection for code or parameters used to initiate system operation after power-on or reset.
Boundary	Location at the beginning or end of series of memory locations.
Burst Read	See synchronous read.
Byte	8 bits
CFI	Common Flash Interface. A Flash memory industry standard specification [JEDEC 137-A and JESD68.01] designed to allow a system to interrogate the Flash to determine its size, type and other performance parameters.
Clear	Zero (Logic Low Level)
Configuration Register	Special purpose register which must be programmed to enable synchronous read mode
Continuous Read	Synchronous method of burst read whereby the device reads continuously until it is stopped by the host, or it has reached the highest address of the memory array, after which the read address wraps around to the lowest memory array address
Erase	Returns bits of a Flash memory array to their default state of a logical One (High Level).
Erase Suspend/Erase Resume	Halts an erase operation to allow reading or programming in any sector that is not selected for erasure
BGA	Ball Grid Array package. Spansion LLC offers two variations: Fortified Ball Grid Array and Fine-pitch Ball Grid Array. See the specific package drawing or connection diagram for further details.
Linear Read	Synchronous (burst) read operation in which 8, 16, or 32 words of sequential data with or without wraparound before requiring a new initial address.
МСР	Multi-Chip Package. A method of combining integrated circuits in a single package by <i>stacking</i> multiple die of the same or different devices.
Memory Array	The programmable area of the product available for data storage.
MirrorBit™ Technology	Spansion $\ensuremath{^{\text{TM}}}$ trademarked technology for storing multiple bits of data in the same transistor.



Term	Definition
Page	Group of words that may be accessed more rapidly as a group than if the words were accessed individually.
Page Read	Asynchronous read operation of several words in which the first word of the group takes a longer initial access time and subsequent words in the group take less <i>page</i> access time to be read. Different words in the group are accessed by changing only the least significant address lines.
Password Protection	Sector protection method which uses a programmable password, in addition to the Persistent Protection method, for protection of sectors in the Flash memory device.
Persistent Protection	Sector protection method that uses commands and only the standard core voltage supply to control protection of sectors in the Flash memory device. This method replaces a prior technique of requiring a 12V supply to control the protection method.
Program	Stores data into a Flash memory by selectively clearing bits of the memory array in order to leave a data pattern of <i>ones</i> and <i>zeros</i> .
Program Suspend/Program Resume	Halts a programming operation to read data from any location that is not selected for programming or erase.
Read	Host bus cycle that causes the Flash to output data onto the data bus.
Registers	Dynamic storage bits for holding device control information or tracking the status of an operation.
Secured Silicon	Secured Silicon. An area consisting of 256 bytes in which any word may be programmed once, and the entire area may be protected once from any future programming. Information in this area may be programmed at the factory or by the user. Once programmed and protected there is no way to change the secured information. This area is often used to store a software readable identification such as a serial number.
Sector Protection	Use of one or more control bits per sector to indicate whether each sector may be programmed or erased. If the Protection bit for a sector is set the embedded algorithms for program or erase ignores program or erase commands related to that sector.
Sector	An Area of the memory array in which all bits must be erased together by an erase operation.
Simultaneous Operation	Mode of operation in which a host system may issue a program or erase command to one bank, that embedded algorithm operation may then proceed while the host immediately follows the embedded algorithm command with reading from another bank. Reading may continue concurrently in any bank other than the one executing the embedded algorithm operation.
Synchronous Operation	Operation that progresses only when a timing signal, known as a clock, transitions between logic levels (that is, at a clock edge).
VersatileIO™ (V <sub>IO</sub> )	Separate power supply or voltage reference signal that allows the host system to set the voltage levels that the device generates at its data outputs and the voltages tolerated at its data inputs.
Unlock Bypass	Mode that facilitates faster program times by reducing the number of command bus cycles required to issue a write operation command. In this mode the initial two Unlock write cycles, of the usual 4 cycle Program command, are not required – reducing all Program commands to two bus cycles while in this mode.
Word	Two contiguous bytes (16 bits) located at an even byte boundary. A double word is two contiguous words located on a two word boundary. A quad word is four contiguous words located on a four word boundary.



Term	Definition
Wraparound	Special burst read mode where the read address <i>wraps</i> or returns back to the lowest address boundary in the selected range of words, after reading the last Byte or Word in the range, e.g. for a 4 word range of 0 to 3, a read beginning at word 2 would read words in the sequence 2, 3, 0, 1.
Write	Interchangeable term for a program/erase operation where the content of a register and or memory location is being altered. The term write is often associated with <i>writing command cycles</i> to enter or exit a particular mode of operation.
Write Buffer	Multi-word area in which multiple words may be programmed as a single operation. A Write Buffer may be 16 to 32 words long and is located on a 16 or 32 word boundary respectively.
Write Buffer Programming	Method of writing multiple words, up to the maximum size of the Write Buffer, in one operation. Using Write Buffer Programming results in $\geq 8$ times faster programming time than by using single word at a time programming commands.
Write Operation Status	Allows the host system to determine the status of a program or erase operation by reading several special purpose register bits.

# I.8V pSRAM Type 4 4M x I6-bit Synchronous Burst pSRAM



ADVANCE INFORMATION

# **Features**

Process Technology: CMOS

■ Organization: 4M x16 bit

■ Power Supply Voltage: 1.7~2.0V

■ Three State Outputs

■ Supports MRS (Mode Register Set)

■ MRS control - MRS Pin Control

- Supports Power Saving modes Partial Array Refresh mode Internal TCSR
- Supports Driver Strength Optimization for system environment power saving
- Supports Asynchronous 4-Page Read and Asynchronous Write Operation
- Supports Synchronous Burst Read and Asynchronous Write Operation (Address Latch Type and Low ADV# Type)
- Supports Synchronous Burst Read and Synchronous Burst Write Operation
- Synchronous Burst (Read/Write) Operation
  - Supports 4 word / 8 word / 16 word and Full Page(256 word) burst
  - Supports Linear Burst type & Interleave Burst type
  - Latency support:
     Latency 5 @ 66 MHz(t<sub>CD</sub> 10ns)
     Latency 4 @ 54 MHz(t<sub>CD</sub> 10ns)
  - Supports Burst Read Suspend in No Clock toggling
  - Supports Burst Write Data Masking by /UB & /LB pin control
  - Supports WAIT# pin function for indicating data availability.
- Max. Burst Clock Frequency: 66 MHz



102


# 17 Pin Description

Pin Name	Function	Туре	Description				
CLK	Clock		Commands, Data are referenced to CLK				
ADV#	Address Valid		Address valid from ADV# falling edge to ADV# rising edge				
MRS#	Mode Register set		MRS# enables Mode Register to be set. Addresses are loaded as Mode setting is Low				
CS#	Chip Select	Input	CS# enables the chip to start operating when Low CS# disables the chip and puts it into standby mode when High CS# stops burst operating.during burst operation when High				
OE#	Output Enable	·	OE# enables the chip to output the data when Low				
WE#	Write Enable		WE# enables the chip to start writing the data when Low				
LB#	Lower Byte (I/O <sub>0~7</sub> )		UB# (or LB#) enables upper byte (or lower byte) to be operated when Low				
UB#	Upper Byte (I/O <sub>8~15</sub> )						
A0-A21	Address 0 ~ Address 21		Valid addresses input when ADV# is low. Mode setting inputs during MRS# Low.				
I/00-I/015	Data Inputs / Outputs	Input/Output	Depending on UB# or LB# status, word (16-bit, UB#, and LB# low) data, upper byte (8-bit, UB# low & LB# high) data or lower byte (8-bit, LB# low, and UB# high) data is loaded				
V <sub>CC</sub>	Core Voltage Source	Power	Power supply for cells and circuits except for I/O buffer circuits				
V <sub>CCQ</sub>	I/O Voltage Source	Power	Power supply for I/O buffer circuits				
V <sub>SS</sub>	Core Ground Source	GND	Ground for cells and circuits except for I/O buffer circuits				
V <sub>SSQ</sub>	I/O Ground Source	GND	Ground for I/O buffer circuits				
WAIT#	Valid Data Indicator	Output	WAIT# indicates that output data is invalid when Low				
DNU	Do Not Use	_	_				

S7IWS-Nx0 Based MCPs S7IWS-N\_0I\_A4 September 15, 2005



# 18 Functional Block Diagram



# 19 Power Up Sequence


After applying  $V_{CC}$  up to minimum operating voltage (1.7 V), drive CS# high first and then drive MRS# high. This gets the device into power up mode. Wait for a minimum of 200  $\mu$ s to get into the normal operation mode. During power up mode, the standby current cannot be guaranteed. To obtain stable standby current levels, at least one cycle of active operation should be implemented regardless of wait time duration. To obtain appropriate device operation, be sure to follow the power up sequence.

- 1. Apply power.
- 2. Maintain stable power ( $V_{CC}$  min.=1.7 V) for a minimum 200  $\mu$ s with CS# and MRS# high.



# 20 Power Up and Standby Mode Timing Diagrams

# 20.I Power Up



**Note:** After  $V_{CC}$  reaches  $V_{CC}$ (Min.), wait 200  $\mu$ s with CS# and MRS# high. This puts the device into normal operation.

Figure 20.1 Power Up Timing

# 20.2 Standby Mode




Figure 20.2 Standby Mode State Machines

The default mode after power up is Asynchronous mode (4 Page Read and Asynchronous Write). But this default mode is not 100% guaranteed, so the MRS# setting sequence is highly recommended after power up.

For entry to PAR mode, drive the MRS# pin into  $V_{IL}$  for over 0.5µs (suspend period) during standby mode after the MRS# setting has been completed (A4=1, A3=0). If the MRS# pin is driven into  $V_{IH}$  during PAR mode, the device reverts to standby mode without the wake up sequence.

IO4 S7IWS-NxO Based MCPs S7IWS-N\_0I\_A4 September 15, 2005



# 21 Functional Description

Table 21.1 Asynchronous 4 Page Read & Asynchronous Write Mode (AI5/AI4=0/0)

Mode	CS#	MRS#	OE#	WE#	LB#	UB#	I/O <sub>0-7</sub>	I/O <sub>8-15</sub>	Power
Deselected	Н	Н	Χ	Х	Х	Х	High-Z	High-Z	Standby
Deselected	Н	L	Х	Х	Х	Х	High-Z	High-Z	PAR
Output Disabled	L	Н	Н	Н	Х	Х	High-Z	High-Z	Active
Outputs Disabled	L	Н	Χ	Х	Н	Н	High-Z	High-Z	Active
Lower Byte Read	L	Н	L	Н	L	Н	D <sub>OUT</sub>	High-Z	Active
Upper Byte Read	L	Н	L	Н	Н	L	High-Z	D <sub>OUT</sub>	Active
Word Read	L	Н	L	Н	L	L	D <sub>OUT</sub>	D <sub>OUT</sub>	Active
Lower Byte Write	L	Н	Н	L	L	Н	D <sub>IN</sub>	High-Z	Active
Upper Byte Write	L	Н	Н	L	Н	L	High-Z	D <sub>IN</sub>	Active
Word Write	L	Н	Н	L	L	L	D <sub>IN</sub>	D <sub>IN</sub>	Active
Mode Register Set	L	L	Н	L	L	L	High-Z	High-Z	Active

**Legend:** X = Don't care (must be low or high state).

#### Notes:

- 1. In asynchronous mode, Clock and ADV# are ignored.
- 2. The WAIT# pin is High-Z in asynchronous mode.

Table 21.2 Synchronous Burst Read & Asynchronous Write Mode (AI5/AI4=0/I)

Mode	CS#	MRS#	OE#	WE#	LB#	UB#	I/O <sub>0-7</sub>	I/O <sub>8-15</sub>	CLK	ADV#	Power
Deselected	Н	Н	X (Note 1)	X (Note 1)	X (Note 1)	X (Note 1)	High- Z	High-	X (note 2)	X (note 2)	Standby
Deselected	Н	L	X (Note 1)	X (Note 1)	X (Note 1)	X (Note 1)	High- Z	High- Z	X (note 2)	X (note 2)	PAR
Output Disabled	L	Н	Н	Н	X (Note 1)	X (Note 1)	High- Z	High- Z	X (note 2)	Н	Active
Outputs Disabled	L	Н	X (Note 1)	X (Note 1)	Н	Н	High-	High-	X (note 2)	Н	Active
Read Command	L	Н	X (Note 1)	Н	X (Note 1)	X (Note 1)	High- Z	High- Z	7	7	Active
Lower Byte Read	L	Н	L	Н	L	Н	D <sub>OUT</sub>	High-	J	Н	Active
Upper Byte Read	L	Н	L	Н	Н	L	High-	D <sub>OUT</sub>		Н	Active
Word Read	L	Н	L	Н	L	L	D <sub>OUT</sub>	D <sub>OUT</sub>	7	Н	Active
Lower Byte Write	L	Н	Н	L	L	Н	D <sub>IN</sub>	High-	X (note 2)		Active
Upper Byte Write	L	Н	Н	L	Н	L	High- Z	D <sub>IN</sub>	X (note 2)		Active
Word Write	L	Н	Н	L	L	L	D <sub>IN</sub>	D <sub>IN</sub>	X (note 2)		Active
Mode Register Set	L	L	Н	L	L	L	High- Z	High- Z	X (note 2)		Active

- 1. X must be low or high state.
- 2. X means Don't care (can be low, high or toggling).
- 3. WAIT# is the device output signal and does not have any affect on the mode definition. Please refer to each timing diagram for Wait# pin function.



Table 21.3 Synchronous Burst Read & Synchronous Burst Write Mode(AI5/AI4 = I/0)

Mode	CS#	MRS#	OE#	WE#	LB#	UB#	I/O <sub>0-7</sub>	I/O <sub>8-15</sub>	CLK	ADV#	Power
Deselected	Н	Н	X (Note 1)	X (Note 1)	X (Note 1)	X (Note 1)	High-Z	High-Z	X (Note 2)	X (Note 2)	Standby
Deselected	Н	L	X (Note 1)	X (Note 1)	X (Note 1)	X (Note 1)	High-Z	High-Z	X (Note 2)	X (Note 2)	PAR
Output Disabled	L	Н	Н	Н	Х	Х	High-Z	High-Z	X (Note 2)	Н	Active
Outputs Disabled	L	Н	X (Note 1)	X (Note 1)	Н	Н	High-Z	High-Z	X (Note 2)	Н	Active
Read Command	L	Н	X (Note 1)	Н	х	Х	High-Z	High-Z	J		Active
Lower Byte Read	L	Н	L	Н	L	Ι	D <sub>OUT</sub>	High-Z	4	Н	Active
Upper Byte Read	L	Н	L	Н	Н	L	High-Z	D <sub>OUT</sub>		Н	Active
Word Read	L	Н	L	Н	L	L	D <sub>OUT</sub>	D <sub>OUT</sub>	7	Н	Active
Write Command	L	Н	X (Note 1)	L or			High-Z	High-Z			Active
Lower Byte Write	L	Н	Н	X (Note 1)	L	Н	D <sub>IN</sub>	High-Z	7	Н	Active
Upper Byte Write	L	Н	Н	X (Note 1)	Н	L	High-Z	D <sub>IN</sub>		Н	Active
Word Write	L	Н	Н	X (Note 1)	L	L	D <sub>IN</sub>	D <sub>IN</sub>		Н	Active
Mode Register Set	L	L	Н	L or	L	L	High-Z	High-Z			Active

#### Notes:

106

- 1. X must be low or high state.
- 2. X means "Don't care" (can be low, high or toggling).
- WAIT# is the device output signal and does not have any affect on the mode definition. Please refer to each timing diagram for WAIT# pin function.
- 4. The last data written in the previous Asynchronous write mode is not valid. To make the lastly written data valid, implement at least one dummy write cycle before change mode into synchronous burst read and synchronous burst write mode.
- 5. The data written in Synchronous burst write operation can be corrupted by the next Asynchronous write operation. So the transition from Synchronous burst write operation to Asynchronous write operation is prohibited.

S71WS-NxO Based MCPs S71WS-N\_01\_A4 September 15, 2005



# 22 Mode Register Setting Operation

The device has several modes:

- Asynchronous Page Read mode
- Asynchronous Write mode
- Synchronous Burst Read mode
- Synchronous Burst Write mode
- Standby mode
- Partial Array Refresh (PAR) mode.

Partial Array Refresh (PAR) mode is defined through the Mode Register Set (MRS) option. The MRS option also defines burst length, burst type, wait polarity and latency count at synchronous burst read/write mode.

## 22.1 Mode Register Set (MRS)

The mode register stores the data for controlling the various operation modes of this device. It programs Partial Array Refresh (PAR), burst length, burst type, latency count and various vendor specific options to make pSRAM Type 4 useful for a variety of different applications. The default values of mode register are defined, therefore when the reserved address is input, the device runs at default modes.

The mode register is written by driving CS#, ADV#, WE#, UB#, LB# and MRS# to  $V_{IL}$  and driving OE# to  $V_{IH}$  during valid addressing. The mode register is divided into various fields depending on the fields of functions. The PAR field uses A0~A4, Burst Length field uses A5~A7, Burst Type uses A8, Latency Count uses A9~A11, Wait Polarity uses A13, Operation Mode uses A14~A15 and Driver Strength uses A16~A17.

Refer to Table 22.1 for detailed Mode Register Settings. A18~A22 addresses are *Don't care* in the Mode Register Setting.

Table 22.1 Mode Register Setting According to Field of Function

Address	A17 – A16	AI5 - AI4	AI3	Al2	AII – A9	A8	A7 – A5	A4 – A3	A2	AI – A0
Function	DS	MS	WP	RFU	Latency	BT	BL	PAR	PARA	PARS

**Note:** DS (Driver Strength), MS (Mode Select), WP (Wait Polarity), Latency (Latency Count), BT (Burst Type), BL (Burst Length), PAR (Partial Array Refresh), PARA (Partial Array Refresh Array), PARS (Partial Array Refresh Size), RFU (Reserved for Future Use).

Table 22.2 Mode Register Set

		Driver Strength	Mode Select				
AI7	Al6	DS	AI5	Al4	MS		
0	0	Full Drive (default)	0	0	Async. 4 Page Read / Async. Write (default)		
0	1	1/2 Drive	0	1	Sync. Burst Read / Async. Write		
1	0	1/4 Drive	1	0	Sync. Burst Read / Sync. Burst Write		

WAIT# Polarity RFU			RFU	Latency Count			Count	Burst Type		Burst Length			
AI3	WP	AI2	RFU	AII	AI0	Α9	Latency	A8	ВТ	<b>A</b> 7	A6	<b>A</b> 5	BL
0	Low Enable (default)	0	Must (default)	0	0	0	3	0	Linear (default)	0	1	0	4 word
1	High Enable	1	_	0	0	1	4	1	Interleave	0	1	1	8 word
				0	1	0	5 (default)			1	0	0	16 word (default)
				0	1	1	6			1	1	1	Full (256 word)



Partial Array Refresh			PAR Array			PAR Size			
<b>A</b> 4	<b>A</b> 3	PAR	A2	PARA	Al	Α0	PARS		
1	0	PAR Enable	0	Bottom Array (default)	0	0	Full Array (default)		
1	1	PAR Disable (default)	1	Top Array	0	1	3/4 Array		
					1	0	1/2 Array		
					1	1	1/4 Array		

**Note:** The address bits other than those listed in the table above are reserved. For example, Burst Length address bits (A7:A6:A5) have 4 sets of reserved bits like 0:0:0, 0:0:1, 1:0:1 and 1:1:0. If the reserved address bits are input, then the mode will be set to the default mode. Each field has its own default mode as indicated. A12 is a reserved bit for future use. A12 must be set as 0. Not all the mode settings are tested. Per the mode settings to be tested, please contact Spansion. The 256 word Full page burst mode needs to meet  $t_{BC}$ (Burst Cycle time) parameter as max. 2500 ns. The last data written in the previous Asynchronous write mode is not valid. To make the lastly written data valid, implement at least one dummy write cycle before change mode into synchronous burst read and synchronous write mode. The data written in Synchronous burst write operation can be corrupted by the next Asynchronous write operation. So the transition from Synchronous burst write operation to Asynchronous write operation is prohibited.

# 22.2 Mode Register Setting Timing

In this device, the MRS# pin is used for two purposes. One is to get into the mode register setting and the other one is to execute Partial Array Refresh mode. To get into the Mode Register Setting, the system must drive MRS# pin to  $V_{IL}$  and immediately (within 0.5µs) issue a write command (drive CS#, ADV#, UB#, LB# and WE# to  $V_{IL}$  and drive OE# to  $V_{IH}$  during valid address). If the subsequent write command (WE# signal input) is not issued within 0.5µs, then the device might get into the PAR mode. This device supports software access control type mode register setting timing. This timing consists of 5 cycles of Read operation. Each cycle of Read Operation is normal asynchronous read operation. Clock and ADV# are don't care and WAIT# signal is High-Z. CS# should be toggling between cycles. The address for 1st, 2nd and 3rd cycle should be 3FFFFF(h) and the address for 4th cycle should be 3FFEFF. The address for 5th cycle should be MRS code (Register setting values).





Figure 22.1 Pin MRS Timing Waveform (OE# = VIH)

108 S7IWS-Nx0 Based MCPs S7IWS-N 01 A4 September 15, 2005





### Notes:

- 1. MRS#=VIH, CLK=ADV#=UB#=LB#=Don't care, WAIT#=High-Z.
- 2. Do not allow this timing to occur during normal operation.

Figure 22.2 Software MRS Timing Waveform

Table 22.3 MRS AC Characteristics

			Sp	eed	
	Parameter List	Symbol	Min	Max	Units
	MRS# Enable to Register Write Start	t <sub>MW</sub>	0	500	ns
	End of Write to MRS# Disable	t <sub>WU</sub>	0	_	ns
MRS	Read Cycle time	t <sub>RCM</sub>	70	_	ns
	CS# High pulse width	t <sub>CHM</sub>	10	_	ns
	CS# Low pulse width	t <sub>CLM</sub>	60	_	ns

**Note:**  $V_{CC}$ =1.7~2.0V,  $T_A$ =-40 to 85°C, Maximum Main Clock Frequency=66MHz.



# 23 Asynchronous Operation

## 23.1 Asynchronous 4 Page Read Operation

Asynchronous normal read operation starts when CS#, OE# and UB# or LB# are driven to  $V_{IL}$  under the valid address without toggling page addresses (A0, A1). If the page addresses (A0, A1) are toggled under the other valid address, the first data will be out with the normal read cycle time ( $t_{RC}$ ) and the second, the third and the fourth data will be out with the page cycle time ( $t_{PC}$ ). (MRS# and WE# should be driven to  $V_{IH}$  during the asynchronous (page) read operation) Clock, ADV#, WAIT# signals are ignored during the asynchronous (page) read operation.

## 23.2 Asynchronous Write Operation

Asynchronous write operation starts when CS#, WE# and UB# or LB# are driven to  $V_{IL}$  under the valid address. MRS# and OE# should be driven to  $V_{IH}$  during the asynchronous write operation. Clock, ADV#, WAIT# signals are ignored during the asynchronous (page) read operation.

## 23.3 Asynchronous Write Operation in Synchronous Mode

A write operation starts when CS#, WE# and UB# or LB# are driven to  $V_{IL}$  under the valid address. Clock input does not have any affect to the write operation (MRS# and OE# should be driven to  $V_{IH}$  during write operation. ADV# can be either toggling for address latch or held in  $V_{IL}$ ). Clock, ADV#, and WAIT# signals are ignored during the asynchronous (page) read operation.




Figure 23.2 Asynchronous Write



# 24 Synchronous Burst Operation

Burst mode operations enable the system to get high performance read and write operation. The address to be accessed is latched on the rising edge of clock or ADV# (whichever occurs first). CS# should be setup before the address latch. During this first clock rising edge, WE# indicates whether the operation is going to be a Read (WE# High) or a Write (WE# Low).

For the optimized Burst Mode of each system, the system should determine how many clock cycles are required for the first data of each burst access (Latency Count), how many words the device outputs during an access (Burst Length) and which type of burst operation (Burst Type: Linear or Interleave) is needed. The Wait Polarity should also be determined (See Table 22.2).

## 24.1 Synchronous Burst Read Operation

The Synchronous Burst Read command is implemented when the clock rising is detected during the ADV# low pulse. ADV# and CS# should be set up before the clock rising. During the Read command, WE# should be held in  $V_{IH}$ . The multiple clock risings (during the low ADV# period) are allowed, but the burst operation starts from the first clock rising. The first data will be out with Latency count and  $t_{CD}$ .

## 24.2 Synchronous Burst Write Operation

The Synchronous Burst Write command is implemented when the clock rising is detected during the ADV# and WE# low pulse. ADV#, WE# and CS# should be set up before the clock rising. The multiple clock risings (during the low ADV# period) are allowed but, the burst operation starts from the first clock rising. The first data will be written in the Latency clock with t<sub>DS</sub>.




Figure 24.1 Synchronous Burst Read




Figure 24.2 Synchronous Burst Write



# 25 Synchronous Burst Operation Terminology

## 25.I Clock (CLK)

The clock input is used as the reference for synchronous burst read and write operation of the pSRAM Type 4. The synchronous burst read and write operations are synchronized to the rising edge of the clock. The clock transitions must swing between  $V_{IL}$  and  $V_{IH}$ .

## 25.2 Latency Count


The Latency Count configuration tells the device how many clocks must elapse from the burst command before the first data should be available on its data pins. This value depends on the input clock frequency. Table 25.1 shows the supported Latency Count.

**Table 25.I Latency Count Support** 

Clock Frequency	Up to 66 MHz	Up to 54 MHz	Up to 40 MHz
Latency Count	5	4	3

Table 25.2 Number of CLocks for 1st Data

Set Latency	Latency 3	Latency 4	Latency 5
# of Clocks for 1st data (Read)	4	5	6
# of Clocks for 1st data (Write)	2	3	4



**Note:** The first data will always keep the Latency. From the second data on, some period of wait time may be caused by WAIT# pin.

Figure 25.1 Latency Configuration (Read)

# 25.3 Burst Length

Burst Length identifies how many data the device outputs during an access. The device supports 4 word, 8 word, 16 word and 256 word burst read or write. 256 word Full page burst mode needs to meet  $t_{BC}$  (Burst Cycle time) parameter as 2500 ns max.

The first data will be output with the set Latency +  $t_{CD}$ . From the second data on, the data will be output with  $t_{CD}$  from each clock.



## 25.4 Burst Stop

Burst stop is used when the system wants to stop burst operation on purpose. If driving CS# to  $V_{IH}$  during the burst read operation, then the burst operation is stopped. During the burst read operation, the new burst operation cannot be issued. The new burst operation can be issued only after the previous burst operation is finished.

The burst stop feature is very useful because it enables the user to utilize the unsupported burst length such as 1 burst or 2 burst, used mostly in the mobile handset application environment.

## 25.5 Wait Control (WAIT#)

The WAIT# signal indicates to the host system when it's data-out or data-in is valid.

To be compatible with the Flash interfaces of various microprocessor types, the WAIT# polarity (WP) can be configured. The polarity can be programmed to be either low enable or high enable.

For the timing of the WAIT# signal, it should be set active one clock prior to the data regardless of Read or Write cycle.




Figure 25.2 WAIT# and Read/Write Latency Control



# 25.6 Burst Type

The device supports Linear type burst sequence and Interleave type burst sequence. Linear type burst sequentially increments the burst address from the starting address. The detailed Linear and Interleave type burst address sequence is shown in Table 25.3.

Table 25.3 Burst Sequence

				Burst Ad	dress Sequence (Deci	mal)	
Start					Wrap (Note I)		
Address	4 word Burst		8 word	d Burst	l6 wor	d Burst	Full Page(256 word)
	Linear	Interleave	Linear	Interleave	Linear	Interleave	Linear
0	0-1-2-3	0-1-2-3	0-15-6-7	0-1-26-7	0-1-214-15	0-1-2-3-414-15	0-1-2254-255
1	1-2-3-0	1-0-3-2	1-26-7-0	1-0-37-6	1-2-315-0	1-0-3-2-515-14	1-2-3255-0
2	2-3-0-1	2-3-0-1	2-37-0-1	2-3-04-5	2-3-40-1	2-3-0-1-612-13	2-3-4255-0-1
3	3-0-1-2	3-2-1-0	3-40-1-2	3-2-15-4	3-4-51-2	3-2-1-0-713-12	3-4-5255-0-1-2
4			4-51-2-3	4-5-62-3	4-5-62-3	4-5-6-7-010-11	4-5-6255-0-1-2-3
5			5-62-3-4	5-4-73-2	5-6-73-4	5-4-7-6-111-10	5-6-72553-4
6			6-73-4-5	6-7-40-1	6-7-84-5	6-7-4-5-28-9	6-7-82554-5
7			7-04-5-6	7-6-51-0	7-8-95-6	7-6-5-4-39-8	7-8-92555-6
~					~	~	~
14					14-15-012-13	14-15-120-1	14-1525512-13
15					15-0-113-14	15-14-131-0	15-1625513-14
~							~
255							255-0-1253-254

#### Notes:

- 1. Wrap: Burst Address wraps within word boundary and ends after fulfilled the burst length.
- 2. 256 word Full page burst mode needs to meet  $t_{BC}$ (Burst Cycle time) parameter as max. 2500 ns.

**S7IWS-Nx0 Based MCPs** 



## 26 Low Power Features

## 26.7 Partial Array Refresh (PAR) mode

The PAR mode enables the user to specify the active memory array size. This device consists of 4 blocks and the user can select 1 block, 2 blocks, 3 blocks or all blocks as active memory arrays through the Mode Register Setting. The active memory array is periodically refreshed whereas the disabled array is not refreshed, so the previously stored data is lost. Even though PAR mode is enabled through the Mode Register Setting, PAR mode execution by the MRS# pin is still needed.

The normal operation can be executed even in refresh-disabled array as long as the MRS# pin is not driven to the Low condition for over  $0.5 \mu s$ . Driving the MRS# pin to the High condition puts the device back to the normal operation mode from the PAR executed mode. Refer to Figure 26.1 and Table 26.1 for PAR operation and PAR address mapping.




Figure 26.1 PAR Mode Execution and Exit

Table 26.1 PAR Mode Characteristics

Power Mode	Address (Bottom Array) (Note 2)	Address (Top Array) (Note 2)	Memory Cell Data	Standby Current (µA, Max)	Wait Time (µs)	
Standby (Full Array)	000000h ~ 3FFFFFh	000000h ~ 3FFFFFh		TBD	0	
Partial Refresh(3/4 Block)	000000h ~ 2FFFFFh	100000h ~ 3FFFFFh	Valid (Note 1)	TBD		
Partial Refresh(1/2 Block)	000000h ~ 1FFFFFh	200000h ~ 3FFFFFh	valid (Note 1)	TBD		
Partial Refresh(1/4 Block)	000000h ~ 0FFFFFh	300000h ~ 3FFFFFh		TBD		

#### Notes:

- 1. Only the data in the refreshed block are valid.
- 2. The PAR Array can be selected through Mode Register Set (see Mode Register Setting Operation).

# 26.8 Driver Strength Optimization

The optimization of output driver strength is possible through the mode register setting to adjust for the different data loadings. Through this driver strength optimization, the device can minimize the noise generated on the data bus during read operation. The device supports full drive, 1/2 drive and 1/4 drive.

## 26.I Internal TCSR

The internal Temperature Compensated Self Refresh (TCSR) feature is a very useful tool for reducing standby current at room temperature (below 40°C). DRAM cells have weak refresh characteristics in higher temperatures. High temperatures require more refresh cycles, which can lead to standby current increase.

Without the internal TCSR, the refresh cycle should be set at worst condition so as to cover the high temperature (85°C) refresh characteristics. But with internal TCSR, a refresh cycle below 40°C can be optimized, so the standby current at room temperature can be greatly reduced. This feature is beneficial since most mobile phones are used at or below 40°C in the phone standby mode.



# 27 Absolute Maximum Ratings

ltem	Symbol	Ratings	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.2 V to V <sub>CC</sub> +0.3 V	V
Power supply voltage relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.2 V to 2.5V	V
Power Dissipation	P <sub>D</sub>	1.0	W
Storage temperature	T <sub>STG</sub>	-65 to 150	°C
Operating Temperature	T <sub>A</sub>	-40 to 85	°C

**Note:** Stresses greater than those listed under <u>Absolute Maximum Ratings</u> may cause permanent damage to the device. Functional operation should be restricted to use under recommended operating conditions only. Exposure to absolute maximum rating conditions longer than one second may affect reliability.

# 28 DC Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit
$V_{CC}$	Power Supply Voltage	1.7	1.85	2.0	
$V_{SS}$	Ground	0	0	0	
V <sub>IH</sub>	Input High Voltage	0.8 x V <sub>CC</sub>	_	V <sub>CC</sub> + 0.2 (note 2)	V
V <sub>IL</sub>	Input Low Voltage	-0.2 (note 3)	_	0.4	

### Notes:

- 1. TA=-40 to 85°C, unless otherwise specified.
- 2. Overshoot:  $V_{CC}+1.0V$  in case of pulse width  $\leq 20$ ns.
- 3. Undershoot: -1.0V in case of pulse width ≤ 20ns.
- 4. Overshoot and undershoot are sampled, not 100% tested.

# 29 Capacitance (Ta = 25°C, f = I MHz)

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = OV$	_	8	pF
C <sub>IO</sub>	Input/Output Capacitance	$V_{OUT} = 0V$	_	10	pF

Note: Capacitance is sampled, not 100% tested.

**S7IWS-Nx0 Based MCPs** 



# 30 DC and Operating Characteristics

## 30.I Common

Item	Symbol	Test Conditions			Min	Тур	Max	Unit
Input Leakage Current	ILI	$V_{IN} = V_{SS}$ to $V_{CC}$			-1	_	1	μΑ
Output Leakage Current	I <sub>LO</sub>	$CS\#=V_{IH}$ , $MRS\#=V_{IH}$ , $OE\#=V_{IH}$ or $WE\#=V_{IL}$ , $V_{IO}=V_{SS}$ to $V_{CC}$			-1	_	1	μΑ
Average Operating Current	I <sub>CC2</sub>	Cycle time= $t_{RC}+3t_{PC}$ , $I_{IO}=0$ mA, 100 CS#= $V_{IL}$ , MRS#= $V_{IH}$ , $V_{IN}=V_{IL}$ or $V_{II}$			_	_	40	mA
Average Operating Current (Sync)	I <sub>CC3</sub>		rst Length 4, Latency 5, 66MHz, IIO=0mA, Address Insition 1 time, CS#=V <sub>IL</sub> , MRS#=V <sub>IH</sub> , V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub>					mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> =0.1mA	_	_	0.2	V		
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-0.1mA	1.4	_	_	V		
Standby Current (CMOS)	I <sub>SB1</sub>	$CS\# \geq V_{CC}$ -0.2V, MRS# $\geq V_{CC}$ -0.2V,	<	40°C	_	_	120	μΑ
Standby Current (CiviOS)	(Note 2)	Other inputs = $V_{SS}$ to $V_{CC}$	<	85°C	_	_	180	μΑ
				3/4 Block	_	_	120	
			< 40°C	1/2 Block	_	_	115	μΑ
Partial Refresh Current	I <sub>SRP</sub> (Note 1)	MRS# ≤ 0.2V, CS# ≥ V <sub>CC</sub> -0.2V		1/4 Block	_	_	115	
raitiai keiresii Current	ISBP (Note 1)	Other inputs = $V_{SS}$ to $V_{CC}$		3/4 Block	_	_	180	
			< 85°C	1/2 Block	_	_	165	μΑ
				1/4 Block	_	_	165	

#### Notes:

- 1. Full Array Partial Refresh Current ( $I_{SBP}$ ) is the same as Standby Current ( $I_{SB1}$ ).
- 2. Standby mode is supposed to be set up after at least one active operation after power up. ISB1 is measured 60 ms from the time when standby mode is set up.

# 31 AC Operating Conditions

# 31.1 Test Conditions (Test Load and Test Input/Output Reference)

■ Input pulse level: 0.2 to  $V_{CC}$  -0.2V

■ Input rising and falling time: 3ns

■ Input and output reference voltage: 0.5 x V<sub>CC</sub>

■ Output load (See Figure 31.1): CL=30pF




Figure 31.1 PAR Mode Execution and Exit



# 31.2 Asynchronous AC Characteristics

 $(V_{CC}=1.7\sim2.0V, T_A=-40 \text{ to } 85 \text{ °C})$ 

	<u> </u>	<b>B</b>		Speed	
	Symbol	Parameter	Min	Max	Unit
	t <sub>RC</sub>	Read Cycle Time	70	_	ns
	t <sub>PC</sub>	Page Read Cycle Time	25	_	ns
	t <sub>AA</sub>	Address Access Time	_	70	ns
	t <sub>PA</sub>	Page Access Time	_	20	ns
paq	t <sub>co</sub>	Chip Select to Output	_	70	ns
Aysnc (Page) Read	t <sub>OE</sub>	Output Enable to Valid Output	_	35	ns
ge)	t <sub>BA</sub>	UB#, LB# Access Time	_	35	ns
(Pa	t <sub>LZ</sub>	Chip Select to Low-Z Output	10	_	ns
2	t <sub>BLZ</sub>	UB#, LB# Enable to Low-Z Output	5	_	ns
l A∕s ⊓	t <sub>OLZ</sub>	Output Enable to Low-Z Output	5	_	ns
`	t <sub>CHZ</sub>	Chip Disable to High-Z Output	0	12	ns
	t <sub>BHZ</sub>	UB#, LB# Disable to High-Z Output	0	12	ns
	t <sub>OHZ</sub>	Output Disable to High-Z Output	0	12	ns
	t <sub>OH</sub>	Output Hold	3	_	ns
	t <sub>WC</sub>	Write Cycle Time	70	_	ns
	t <sub>CW</sub>	Chip Select to End of Write	60	_	ns
	t <sub>ADV</sub>	ADV# Minimum Low Pulse Width	7	_	ns
	t <sub>AS</sub>	Address Set-up Time to Beginning of Write	0	_	ns
	t <sub>AS(A)</sub>	Address Set-up Time to ADV# Falling	0	_	ns
يو ا	t <sub>AH(A)</sub>	Address Hold Time from ADV# Rising	7	_	ns
Async Write	t <sub>CSS(A)</sub>	CS# Setup Time to ADV# Rising	10	_	ns
> -	t <sub>AW</sub>	Address Valid to End of Write	60	_	ns
, v	t <sub>BW</sub>	UB#, LB# Valid to End of Write	60	_	ns
¥	t <sub>WP</sub>	Write Pulse Width	55 (Note 1)	_	ns
	t <sub>WHP</sub>	WE# High Pulse Width	5 ns	Latency-1 clock	_
	t <sub>WR</sub>	Write Recovery Time	0	_	ns
	t <sub>WLRL</sub>	WE# Low to Read Latency	1	_	clock
	t <sub>DW</sub>	Data to Write Time Overlap	30	_	ns
	t <sub>DH</sub>	Data Hold from Write Time	0	_	ns


**Note:**  $t_{WP}$  (min) = 70ns for continuous write operation over 50 times.



# 31.3 Timing Diagrams

## 31.3.1 Asynchronous Read Timing Waveform

 $MRS\# = V_{IH}, WE\# = V_{IH}, WAIT\# = High-Z$ 



- t<sub>CHZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition,  $t_{CHZ(Max.)}$  is less than  $t_{LZ(Min.)}$  both for a given device and from device to device interconnection.
- 3. In asynchronous read cycle, Clock, ADV# and WAIT# signals are ignored.

Figure 31.2 Timing Waveform Of Asynchronous Read Cycle


Table 31.1 Asynchronous Read AC Characteristics

	Sp	eed			Sp	eed	
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>RC</sub>	70	_		t <sub>OLZ</sub>	5	_	
t <sub>AA</sub>	_	70		$t_{BLZ}$	5	_	
t <sub>CO</sub>	_	70	ns	$t_LZ$	10	_	ns
t <sub>BA</sub>	_	35	113	t <sub>CHZ</sub>	0	7	113
t <sub>OE</sub>	_	35		t <sub>BHZ</sub>	0	7	
t <sub>OH</sub>	3	_		t <sub>OHZ</sub>	0	7	



## 31.3.1.1 Page Read

 $MRS\# = V_{IH}, WE\# = V_{IH}, WAIT\# = High-Z$ 



### Notes:

- t<sub>CHZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition,  $t_{CHZ(Max.)}$  is less than  $t_{LZ(Min.)}$  both for a given device and from device to device interconnection.
- 3. In asynchronous 4 page read cycle, Clock, ADV# and WAIT# signals are ignored.

Figure 31.3 Timing Waveform Of Page Read Cycle

Table 31.2 Asynchronous Page Read AC Characteristics


	Sp	eed			Sp	eed	
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>RC</sub>	70	_		t <sub>OH</sub>	3	_	
t <sub>AA</sub>	_	70	]	t <sub>OLZ</sub>	5	_	
t <sub>PC</sub>	25	_	]	t <sub>BLZ</sub>	5	_	
t <sub>PA</sub>	_	20	ns	t <sub>LZ</sub>	10	_	ns
t <sub>CO</sub>	_	70	]	t <sub>CHZ</sub>	0	7	
t <sub>BA</sub>	_	35	1	t <sub>BHZ</sub>	0	7	
t <sub>OE</sub>	_	35	1	t <sub>OHZ</sub>	0	7	

120



## 31.3.2 Asynchronous Write Timing Waveform

Asynchronous Write Cycle - WE# Controlled



#### Notes:

- 1. A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.
- 2.  $t_{CW}$  is measured from the CS# going low to the end of write.
- 3.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 4.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  is applied in case a write ends with CS# or WE# going high.
- 5. In asynchronous write cycle, Clock, ADV# and WAIT# signals are ignored.
- 6. Condition for continuous write operation over 50 times:  $t_{WP(min)}$ =70ns.

Figure 31.4 Timing Waveform Of Write Cycle

 Table 31.3
 Asynchronous Write AC Characteristics


	Speed				Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>WC</sub>	70			t <sub>AS</sub>	0	_	
t <sub>CW</sub>	60	_		t <sub>WR</sub>	0	_	
t <sub>AW</sub>	60	_	ns	t <sub>DW</sub>	30	_	ns
t <sub>BW</sub>	60	_		t <sub>DH</sub>	0	_	
$t_{WP}$	55 (note 1)	_		t <sub>CHSP</sub>	10		

**Note:**  $t_{WP(min)} = 70$ ns for continuous write operation over 50 times.



## 31.3.2.1 Write Cycle 2

 $MRS\# = V_{IH}$ ,  $OE\# = V_{IH}$ , WAIT# = High-Z, UB# & LB# Controlled



### Notes:

- 1. A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.
- 2.  $t_{CW}$  is measured from the CS# going low to the end of write.
- 3.  $t_{AS}$  is measured from the address valid to the beginning of write.
- t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> is applied in case a write ends with CS# or WE# going high.
- 5. In asynchronous write cycle, Clock, ADV# and WAIT# signals are ignored.

Figure 31.5 Timing Waveform of Write Cycle(2)

Table 31.4 Asynchronous Write AC Characteristics (UB# & LB# Controlled)


	Speed			Speed		eed	
Symbol	Min	Max	Units	Symbol	Min	Max	Units
$t_{WC}$	70	_		t <sub>AS</sub>	0	_	
t <sub>CW</sub>	60	_		t <sub>WR</sub>	0	_	ns
t <sub>AW</sub>	60	_	ns	t <sub>DW</sub>	30	_	113
t <sub>BW</sub>	60	_		t <sub>DH</sub>	0	_	
t <sub>WP</sub>	55 (note 1)	_					

**Note:**  $t_{WP(min)} = 70$ ns for continuous write operation over 50 times.



### 31.3.2.1 Write Cycle (Address Latch Type)

 $MRS\# = V_{IH}$ ,  $OE\# = V_{IH}$ , WAIT# = High-Z, WE# Controlled



#### Notes:

- A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for word operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.
- 2.  $t_{AW}$  is measured from the address valid to the end of write. In this address latch type write timing,  $t_{WC}$  is same as  $t_{AW}$ .
- 3.  $t_{CW}$  is measured from the CS# going low to the end of write.
- 4.  $t_{BW}$  is measured from the UB# and LB# going low to the end of write.
- 5. Clock input does not have any affect to the write operation if the parameter  $t_{WLRL}$  is met.

Figure 31.6 Timing Waveform Of Write Cycle (Address Latch Type)

Table 31.5 Asynchronous Write in Synchronous Mode AC Characteristics

	Sp	eed		Speed			
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>ADV</sub>	7	_		t <sub>BW</sub>	60	_	ns
t <sub>AS(A)</sub>	0	_		t <sub>WP</sub>	55 (note 2)	_	113
t <sub>AH(A)</sub>	7	_	ns	t <sub>WLRL</sub>	1	_	clock
t <sub>CSS(A)</sub>	10	_	113	t <sub>AS</sub>	0	_	
t <sub>CW</sub>	60	_		t <sub>DW</sub>	30	_	ns
t <sub>AW</sub>	60	_		t <sub>DH</sub>	0	_	


- 1. Address Latch Type, WE# Controlled.
- 2.  $t_{WP(min)} = 70$ ns for continuous write operation over 50 times.



## 31.3.3 Asynchronous Write Timing Waveform in Synchronous Mode

## 31.3.3.1 Write Cycle (Address Latch Type)

MRS# =  $V_{IH}$ , OE# =  $V_{IH}$ , WAIT# = High-Z, UB# and LB# Controlled



#### Notes:

- 1. A write occurs during the overlap  $(t_{WP})$  of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for word operation. A write ends at the earliest transition when CS# goes or and WE# goes high. The  $t_{WP}$  is measured from the beginning of write to the end of write.
- 2.  $t_{AW}$  is measured from the address valid to the end of write. In this address latch type write timing,  $t_{WC}$  is same as  $t_{AW}$ .
- 3.  $t_{CW}$  is measured from the CS# going low to the end of write.
- 4.  $t_{BW}$  is measured from the UB# and LB# going low to the end of write.
- 5. Clock input does not have any affect to the write operation if the parameter  $t_{\it WLRL}$  is met.

Figure 31.7 Timing Waveform Of Write Cycle (Low ADV# Type)

Table 31.6 Asynchronous Write in Synchronous Mode AC Characteristics

	Spee	d			Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>ADV</sub>	7	_		t <sub>BW</sub>	60	_	ns
t <sub>AS(A)</sub>	0	_		t <sub>WP</sub>	55 (Note 2)	_	ns
t <sub>AH(A)</sub>	7	_	ns	t <sub>WLRL</sub>	1	_	clock
t <sub>CSS(A)</sub>	10	_	113	t <sub>AS</sub>	0	_	
t <sub>CW</sub>	60	_		t <sub>DW</sub>	30	_	ns
t <sub>AW</sub>	60	_		t <sub>DH</sub>	0	_	


- 1. Address Latch Type, UB#, LB# Controlled.
- 2.  $t_{WP(min)} = 70$ ns for continuous write operation over 50 times.



## 31.3.4 Asynchronous Write Timing Waveform in Synchronous Mode

## 31.3.4.1 Write Cycle (Low ADV# Type)

 $MRS\# = V_{IH}$ ,  $OE\# = V_{IH}$ , WAIT# = High-Z, WE# Controlled



#### Notes:

- 1. A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.
- 2.  $t_{CW}$  is measured from the CS# going low to the end of write.
- 3.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 4.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  is applied in case a write ends with CS# or WE# going high.
- 5. Clock input does not have any affect to the write operation if the parameter  $t_{WLRL}$  is met.

Figure 31.8 Timing Waveform Of Write Cycle (Low ADV# Type)

Table 31.7 Asynchronous Write in Synchronous Mode AC Characteristics


	Speed				Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>WC</sub>	70	_		t <sub>WLRL</sub>	1	_	clock
t <sub>CW</sub>	60	_		t <sub>AS</sub>	0	_	
t <sub>AW</sub>	60	_	ns	t <sub>WR</sub>	0	_	ns
t <sub>BW</sub>	60	_		t <sub>DW</sub>	30	_	113
t <sub>WP</sub>	55 (note 2)	_		t <sub>DH</sub>	0	_	

- 1. Low ADV# Type, WE# Controlled.
- 2. tWP(min) = 70ns for continuous write operation over 50 times.



### 31.3.4.2 Write Cycle (Low ADV# Type)

 $MRS\# = V_{IH}$ ,  $OE\# = V_{IH}$ , WAIT# = High-Z, UB# & LB# Controlled



#### Notes:

- A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.
- 2.  $t_{CW}$  is measured from the CS# going low to the end of write.
- 3.  $t_{AS}$  is measured from the address valid to the beginning of write.
- t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> is applied in case a write ends with CS# or WE# going high.
- 5. Clock input does not have any affect to the write operation if the parameter  $t_{WLRL}$  is met.

Figure 31.9 Timing Waveform Of Write Cycle (Low ADV# Type)

Table 31.8 Asynchronous Write in Synchronous Mode AC Characteristics


	Speed				Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>WC</sub>	70	_		t <sub>WLRL</sub>	1	_	clock
t <sub>CW</sub>	60	_		t <sub>AS</sub>	0	_	
t <sub>AW</sub>	60	_	ns	t <sub>WR</sub>	0	_	ns
t <sub>BW</sub>	60	_		t <sub>DW</sub>	30	_	113
t <sub>WP</sub>	55 (note 2)	_		t <sub>DH</sub>	0	_	

- 1. Low ADV# type multiple write, UB#, LB# controlled.
- 2.  $t_{WP(min)} = 70$ ns for continuous write operation over 50 times.



## 31.3.4.3 Multiple Write Cycle (Low ADV# Type)

 $MRS\# = V_{IH}$ ,  $OE\# = V_{IH}$ , WAIT# = High-Z, WE# Controlled



#### Notes

- A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.
- 2.  $t_{CW}$  is measured from the CS# going low to the end of write.
- 3.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 4.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  is applied in case a write ends with CS# or WE# going high.
- 5. Clock input does not have any affect on the asynchronous multiple write operation if t<sub>WHP</sub> is shorter than the (Read Latency 1) clock duration.
- 6.  $t_{WP(min)} = 70$ ns for continuous write operation over 50 times.

Figure 31.10 Timing Waveform Of Multiple Write Cycle (Low ADV# Type)

Table 31.9 Asynchronous Write in Synchronous Mode AC Characteristics

Symbol	Speed	•	Units	Symbol	Symbol		Units
Зуппон	Min	Max	Units	Symbol	Min	Max	Units
t <sub>WC</sub>	70	_		t <sub>WHP</sub>	5ns	Latency-1 clock	_
t <sub>CW</sub>	60	_		t <sub>AS</sub>	0	_	
t <sub>AW</sub>	60	_	ns	t <sub>WR</sub>	0	_	ns
t <sub>BW</sub>	60	_		t <sub>DW</sub>	30	_	115
t <sub>WP</sub>	55 (note 2)	_		t <sub>DH</sub>	0	_	

- 1. Low ADV# type multiple write, WE# Controlled.
- 2.  $t_{WP(min)} = 70$ ns for continuous write operation over 50 times.



# 32 AC Operating Conditions

# 32.1 Test Conditions (Test Load and Test Input/Output Reference)

■ Input pulse level: 0.2 to V<sub>CC</sub>-0.2V

■ Input rising and falling time: 3ns

■ Input and output reference voltage: 0.5 x V<sub>CC</sub>

■ Output load (See Figure 32.1): CL = 30pF

 $\begin{array}{c} \text{Vtt} = 0.5 \times \text{V}_{DDQ} \\ \\ \hline \\ \text{50}\Omega \\ \\ \\ \end{array}$ 

Figure 32.1 AC Output Load Circuit



# 32.2 Synchronous AC Characteristics

	2		Sį	oeed	
	Parameter List	Symbol	Min	Max	Units
	Clock Cycle Time	T	15	200	
	Burst Cycle Time	t <sub>BC</sub>	_	2500	
	Address Set-up Time to ADV# Falling (Burst)	t <sub>AS(B)</sub>	0		
	Address Hold Time from ADV# Rising (Burst)	t <sub>AH(B)</sub>	7	_	
	ADV# Setup Time	t <sub>ADVS</sub>	5		
	ADV# Hold Time	t <sub>ADVH</sub>	7		
	CS# Setup Time to Clock Rising (Burst)	t <sub>CSS(B)</sub>	5	_	
Burst Operation	Burst End to New ADV# Falling	t <sub>BEADV</sub>	7		
(Common)	Burst Stop to New ADV# Falling	t <sub>BSADV</sub>	12	_	ns
	CS# Low Hold Time from Clock	t <sub>CSLH</sub>	7	_	
	CS# High Pulse Width	t <sub>CSHP</sub>	5	_	
	ADV# High Pulse Width	t <sub>ADHP</sub>	5	_	
	Chip Select to WAIT# Low	t <sub>WL</sub>	_	10	
	ADV# Falling to WAIT# Low	t <sub>AWL</sub>	_	10	
	Clock to WAIT# High	t <sub>WH</sub>	_	12	
	Chip De-select to WAIT# High-Z	t <sub>WZ</sub>	_	7	
	UB#, LB# Enable to End of Latency Clock	t <sub>BEL</sub>	1		clock
	Output Enable to End of Latency Clock	t <sub>OEL</sub>	1		clock
	UB#, LB# Valid to Low-Z Output	t <sub>BLZ</sub>	5	_	
	Output Enable to Low-Z Output	t <sub>OLZ</sub>	5		
D D	Latency Clock Rising Edge to Data Output	t <sub>CD</sub>	_	10	
Burst Read Operation	Output Hold	t <sub>OH</sub>	3	_	20
	Burst End Clock to Output High-Z	t <sub>HZ</sub>	_	10	ns
	Chip De-select to Output High-Z	t <sub>CHZ</sub>	_	7	
	Output Disable to Output High-Z	t <sub>OHZ</sub>	_	7	
	UB#, LB# Disable to Output High-Z	t <sub>BHZ</sub>	_	7	
	WE# Set-up Time to Command Clock	t <sub>WES</sub>	5	_	
	WE# Hold Time from Command Clock	t <sub>WEH</sub>	5	_	
	WE# High Pulse Width	t <sub>WHP</sub>	5	_	
	UB#, LB# Set-up Time to Clock	t <sub>BS</sub>	5	_	
Burst Write Operation	UB#, LB# Hold Time from Clock	t <sub>BH</sub>	5	_	ns
	Byte Masking Set-up Time to Clock	t <sub>BMS</sub>	7	_	
	Byte Masking Hold Time from Clock	t <sub>BMH</sub>	7	_	
	Data Set-up Time to Clock	t <sub>DS</sub>	5	_	
	Data Hold Time from Clock	t <sub>DHC</sub>	3	_	

Note:  $(V_{CC} = 1.7 \sim 2.0V, T_A = -40 \text{ to } 85 \text{ °C}, Maximum Main Clock Frequency} = 66MHz.$ 



# 32.3 Timing Diagrams

## 32.3.1 Synchronous Burst Operation Timing Waveform

Latency = 5, Burst Length = 4 (MRS# =  $V_{IH}$ )




Figure 32.2 Timing Waveform Of Basic Burst Operation

**Table 32.1 Burst Operation AC Characteristics** 

	Speed					eed	
Symbol	Min	Max	Units	Symbol	Min	Max	Units
Т	15	200		t <sub>AS(B)</sub>	0	_	
t <sub>BC</sub>	_	2500	ns	t <sub>AH(B)</sub>	7	_	ns
t <sub>ADVS</sub>	5	_	113	t <sub>CSS(B)</sub>	5	_	113
t <sub>ADVH</sub>	7	_	]	t <sub>BEADV</sub>	7	_	]

S7IWS-Nx0


130



## 32.3.2 Synchronous Burst Read Timing Waveforms

## 32.3.2.1 Read Timings

Latency = 5, Burst Length = 4, WP = Low enable (WE# =  $V_{IH}$ , MRS# =  $V_{IH}$ ). CS# Toggling Consecutive Burst Read



- 1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation,  $t_{\it BEADV}$  should be met.
- /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock) /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge).
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.


Figure 32.3 Timing Waveform of Burst Read Cycle (I)

Table 32.2 Burst Read AC Characteristics

	Sp	eed			Sp	eed	
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>CSHP</sub>	5	_	ns	t <sub>OHZ</sub>	_	7	
t <sub>BEL</sub>	1	_	clock	t <sub>BHZ</sub>	_	7	
t <sub>OEL</sub>	1	_	CIOCK	t <sub>CD</sub>	_	10	
t <sub>BLZ</sub>	5	_		t <sub>OH</sub>	3	_	ns
t <sub>OLZ</sub>	5	_	ns	t <sub>WL</sub>	_	10	
t <sub>HZ</sub>	_	10	113	t <sub>WH</sub>	_	12	
t <sub>CHZ</sub>		7		t <sub>WZ</sub>	_	7	



Latency = 5, Burst Length = 4, WP = Low enable (WE# =  $V_{IH}$ , MRS# =  $V_{IH}$ ). CS# Low Holding Consecutive Burst Read



### Notes:

- The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t<sub>BEADV</sub> should be met.
- /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge)
  /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock)
  /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge).
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. The consecutive multiple burst read operation with holding CS# low is possible only through issuing a new ADV# and address
- 5. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.

Figure 32.4 Timing Waveform of Burst Read Cycle (2)


**Table 32.3 Burst Read AC Characteristics** 

	Speed				Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>BEL</sub>	1	_	clock	t <sub>CD</sub>	_	10	
t <sub>OEL</sub>	1	_	CIOCK	t <sub>OH</sub>	3	_	
t <sub>BLZ</sub>	5	_		t <sub>WL</sub>	_	10	ns
t <sub>OLZ</sub>	5	1	ns	t <sub>AWL</sub>	_	10	
t <sub>HZ</sub>	_	10		t <sub>WH</sub>	_	12	

132



Latency = 5, Burst Length = 4, WP = Low enable (WE# =  $V_{IH}$ , MRS# =  $V_{IH}$ ). Last data sustaining



- /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock) /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge).
- 2. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 3. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.

Figure 32.5 Timing Waveform of Burst Read Cycle (3)


**Table 32.4 Burst Read AC Characteristics** 

	Speed		Speed			Sp	
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>BEL</sub>	1	_	clock	t <sub>CD</sub>	_	10	
t <sub>OEL</sub>	1	_	CIOCK	t <sub>OH</sub>	3	_	ns
t <sub>BLZ</sub>	5	_	ns	t <sub>WL</sub>	_	10	113
t <sub>OLZ</sub>	5	_	113	t <sub>WH</sub>	_	12	



### 32.3.2.1 Write Timings

Latency = 5, Burst Length = 4, WP = Low enable ( $OE\# = V_{IH}$ , MRS $\# = V_{IH}$ ). CS# Toggling Consecutive Burst Write



- The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t<sub>BEADV</sub> should be met.
- 2. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 3. /WAIT Low ( $t_{WL}$ ) or  $t_{AWL}$ ): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High ( $t_{WH}$ ): Data available (driven by Latency-1 clock) /WAIT High-Z ( $t_{WZ}$ ): Data don't care (driven by CS# high going edge)
- 4. D2 is masked by UB# and LB#.
- 5. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.


Figure 32.6 Timing Waveform of Burst Write Cycle (I)

Table 32.5 Burst Write AC Characteristics

	Sp	eed			Sp	eed	
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>CSHP</sub>	5	_		t <sub>WHP</sub>	5	_	
t <sub>BS</sub>	5	_		t <sub>DS</sub>	5	_	
t <sub>BH</sub>	5	_		t <sub>DHC</sub>	3	_	ns
t <sub>BMS</sub>	7	_	ns	t <sub>WL</sub>	_	10	1115
t <sub>BMH</sub>	7	_		t <sub>WH</sub>	_	12	
t <sub>WES</sub>	5	_		t <sub>WZ</sub>	_	7	
t <sub>WEH</sub>	5	_					



Latency = 5, Burst Length = 4, WP = Low enable (OE# =  $V_{IH}$ , MRS# =  $V_{IH}$ ). CS# Low Holding Consecutive Burst Write



- The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t<sub>BEADV</sub> should be met.
- 2. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 3. /WAIT Low ( $t_{WL}$  or  $t_{AWL}$ ): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High ( $t_{WH}$ ): Data available (driven by Latency-1 clock) /WAIT High-Z ( $t_{WZ}$ ): Data don't care (driven by CS# high going edge)
- 4. D2 is masked by UB# and LB#.
- The consecutive multiple burst read operation with holding CS# low is possible only through issuing a new ADV# and address.
- 6. Burst Cycle Time ( $t_{BC}$ ) should not be over 2.5 $\mu$ s.

Figure 32.7 Timing Waveform of Burst Write Cycle (2)


Table 32.6 Burst Write AC Characteristics

Symbol	Sp	Speed		Symbol	Speed		Units
Symbol	Min	Max	Units	Symbol	Min	Max	Onits
t <sub>BS</sub>	5	_		t <sub>WHP</sub>	5	_	
t <sub>BH</sub>	5	_		t <sub>DS</sub>	5	_	
t <sub>BMS</sub>	7	_	ns	t <sub>DHC</sub>	3	1	ns
t <sub>BMH</sub>	7	_	113	t <sub>WL</sub>	_	10	113
t <sub>WES</sub>	5	_		t <sub>AWL</sub>	_	10	
t <sub>WEH</sub>	5	_		t <sub>WH</sub>	_	12	



## 32.3.3 Synchronous Burst Read Stop Timing Waveform

Latency = 5, Burst Length = 4, WP = Low enable (WE#=  $V_{IH}$ , MRS# =  $V_{IH}$ ).



- 1. The new burst operation can be issued only after the previous burst operation is finished.
- /WAIT Low (t<sub>WL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock) /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. The burst stop operation should not be repeated for over 2.5 µs.

Figure 32.8 Timing Waveform of Burst Read Stop by CS#


Table 32.7 Burst Read Stop AC Characteristics

Symbol	Sp	eed	Units	Symbol	Sp	eed	Units
Symbol	Min	Max	Oilits	Symbol	Min	Max	Onics
t <sub>BSADV</sub>	12	_		t <sub>CD</sub>	_	10	
t <sub>CSLH</sub>	7	1	ns	t <sub>OH</sub>	3	_	
t <sub>CSHP</sub>	5	1		t <sub>CHZ</sub>	_	7	ns
t <sub>BEL</sub>	1	_	clock	t <sub>WL</sub>	_	10	113
t <sub>OEL</sub>	1	1	CIOCK	t <sub>WH</sub>	_	12	
t <sub>BLZ</sub>	5	1	nc	$t_{WZ}$	_	7	
t <sub>OLZ</sub>	5		ns				



## 32.3.4 Synchronous Burst Write Stop Timing Waveform

Latency = 5, Burst Length = 4, WP = Low enable ( $OE\#=V_{IH}$ , MRS $\#=V_{IH}$ ).



- 1. The new burst operation can be issued only after the previous burst operation is finished.
- /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock) /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. The burst stop operation should not be repeated for over 2.5 µs.


Figure 32.9 Timing Waveform of Burst Write Stop by CS#

**Table 32.8 Burst Write Stop AC Characteristics** 

Symbol	Sp	eed	Units	Symbol	Sp	eed	Units
Symbol	Min	Max	Oilles	Symbol	Min	Max	Oilles
t <sub>BSADV</sub>	12	_		t <sub>WHP</sub>	5	_	
t <sub>CSLH</sub>	7	_		t <sub>DS</sub>	5	_	
t <sub>CSHP</sub>	5	_		t <sub>DHC</sub>	3	_	ns
t <sub>BS</sub>	5	_	ns	$t_{WL}$	_	10	113
t <sub>BH</sub>	5	_		t <sub>WH</sub>	_	12	
t <sub>WES</sub>	5	_		t <sub>WZ</sub>	_	7	
t <sub>WEH</sub>	5	_					



## 32.3.5 Synchronous Burst Read Suspend Timing Waveform



- 1. If the clock input is halted during burst read operation, the data output is suspended. During the burst read suspend period, OE# high drives data output to high-Z. If the clock input is resumed, the suspended data is output first.
- /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock) /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- 3. During the suspend period, OE# high drives DQ to High-Z and OE# low drives DQ to Low-Z. If OE# stays low during suspend period, the previous data is sustained.
- 4. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.

Figure 32.10 Timing Waveform of Burst Read Suspend Cycle (I)


Table 32.9 Burst Read Suspend AC Characteristics

Symbol	Sp	Speed		Symbol	Speed		Units
Зуппоот	Min	Max	- Units	Symbol	Min	Max	Onics
t <sub>BEL</sub>	1	_	clock	t <sub>HZ</sub>	_	10	
t <sub>OEL</sub>	1	_	CIOCK	t <sub>OHZ</sub>	_	7	
t <sub>BLZ</sub>	5	_		t <sub>WL</sub>	_	10	ns
t <sub>OLZ</sub>	5	_	ns	t <sub>WH</sub>	_	12	115
t <sub>CD</sub>	_	10	115	t <sub>WZ</sub>	_	7	
t <sub>OH</sub>	3	_					



# 33 Transition Timing Waveform Between Read And Write

Latency = 5, Burst Length = 4 (MRS# =  $V_{IH}$ ).



- The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t<sub>BEADV</sub> should be met.
- /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock) /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.


Figure 33.1 Synchronous Burst Read to Asynchronous Write (Address Latch Type)

Table 33.1 Burst Read to Asynchronous Write (Address Latch Type) AC Characteristics

Symbol	Spo	eed	Units	Units Symbol Speed		Speed	
Symbol	Min	Max	Oilles	Symbol	Min	Max	Units
t <sub>BEADV</sub>	7	_	ns	t <sub>WLRL</sub>	1	_	clock



Latency = 5, Burst Length = 4 (MRS# =  $V_{IH}$ ).



- The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t<sub>BEADV</sub> should be met.
- 2. /WAIT Low  $(t_{WL}$  or  $t_{AWL}$ ): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High  $(t_{WH})$ : Data available (driven by Latency-1 clock) /WAIT High-Z  $(t_{WZ})$ : Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.


Figure 33.2 Synchronous Burst Read to Asynchronous Write (Low ADV# Type)

Table 33.2 Burst Read to Asynchronous Write (Low ADV# Type) AC Characteristics

Symbol	Spo	eed	Units	Symbol	Speed		Units
Symbol	Min	Max	Onits Symbol	Min	Max	Oilles	
t <sub>BEADV</sub>	7	_	ns	t <sub>WLRL</sub>	1	_	clock



Latency = 5, Burst Length = 4 (MRS# =  $V_{IH}$ ).



- The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t<sub>BEADV</sub> should be met.
- /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock) /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.


Figure 33.3 Asynchronous Write (Address Latch Type) to Synchronous Burst Read Timing

Table 33.3 Asynchronous Write (Address Latch Type) to Burst Read AC Characteristics

Symbol	Sp	eed	Units	Symbol	Speed		Units
Symbol	Min	Max	Onics	Jilics Symbol	Min	Max	J.iic3
t <sub>WLRL</sub>	1	_	clock				



Latency = 5, Burst Length = 4 (MRS# =  $V_{IH}$ ).



- 1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation,  $t_{BEADV}$  should be met.
- 2. //WAIT Low ( $t_{WL}$ ) or  $t_{AWL}$ ): Data not available (driven by CS# low going edge or ADV# low going edge) //WAIT High ( $t_{WH}$ ): Data available (driven by Latency-1 clock) //WAIT High-Z ( $t_{WZ}$ ): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.

Figure 33.4 Asynchronous Write (Low ADV# Type) to Synchronous Burst Read Timing


Table 33.4 Asynchronous Write (Low ADV# Type) to Burst Read AC Characteristics

Symbol	Speed		Units	Symbol	Speed		Units
	Min	Max	Oilles	Зуппоп	Min	Max	Onics
t <sub>WLRL</sub>	1	_	clock	t <sub>ADHP</sub>	5	_	ns



143

Latency = 5, Burst Length = 4 (MRS# =  $V_{IH}$ ).




- The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t<sub>BEADV</sub> should be met.
- /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge)
  /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock)
  /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.

Figure 33.5 Synchronous Burst Read to Synchronous Burst Write Timing

Table 33.5 Asynchronous Write (Low ADV# Type) to Burst Read AC Characteristics

Symbol	Speed		Units Symbol		Sp	eed	Units
Symbol	Min	Max	Onics	Symbol	Min	Max	Onics
t <sub>BEADV</sub>	7	_	ns				





- 1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation,  $t_{BEADV}$  should be met.
- /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock) /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.

Figure 33.6 Synchronous Burst Write to Synchronous Burst Read Timing

Table 33.6 Asynchronous Write (Low ADV# Type) to Burst Read AC Characteristics

Symbol	Speed		Units Symbol		Sp	eed	Units	
Зуппоп	Min	Max	Onics	Symbol	Min	Max	O III CS	
t <sub>BEADV</sub>	7	_	ns					

# I.8V pSRAM Type 4 8M x I6-bit Synchronous Burst pSRAM



ADVANCE INFORMATION

## **Features**

- Process Technology: CMOS
- Organization: 8M x16 bit Power Supply Voltage: 1.7–2.0V
- Three State Outputs
- Supports MRS (Mode Register Set)
- MRS control MRS Pin Control
- Supports Power Saving modes Partial Array Refresh mode Internal TCSR
- Supports Driver Strength Optimization for system environment power saving
- Supports Asynchronous 4-Page Read and Asynchronous Write Operation
- Supports Synchronous Burst Read and Asynchronous Write Operation (Address Latch Type and Low ADV Type)
- Supports Synchronous Burst Read and Synchronous Burst Write Operation
- Synchronous Burst (Read/Write) Operation
  - Supports 4 word / 8 word / 16 word and Full Page(256 word) burst
  - Supports Linear Burst type & Interleave Burst type
  - Latency support:
    - Latency 5 @ 66MHz(tCD 10ns)
    - Latency 4 @ 54MHz(tCD 10ns)
  - Supports Burst Read Suspend in No Clock toggling
  - Supports Burst Write Data Masking by /UB & /LB pin control
  - Supports WAIT pin function for indicating data availability.
- Max. Burst Clock Frequency: 66MHz



# 34 Pin Description

Pin Name	Function	Туре	Description
CLK	Clock		Commands are referenced to CLK
ADV#	Address Valid		Valid Address is latched by ADV falling edge
MRS#	Mode Register set		MRS# low enables Mode Register to be set
CS#	Chip Select		CS# low enables the chip to be active CS# high disables the chip and puts it into standby mode
OE#	Output Enable	Input	OE# low enables the chip to output the data
WE#	Write Enable		WE# low enables the chip to start writing the data
LB#	Lower Byte (I/O <sub>0</sub> -7)		UB# (LB#) low enables upper byte
UB#	Upper Byte (I/O <sub>8</sub> - <sub>15</sub> )		(lower byte) to start operating
A0-A22	Address 0 — Address 22		Valid addresses input when ADV is low Mode setting input when MRS is low
1/00-1/015	Data Inputs / Outputs	Input/Output	Depending on UB# or LB# status, word (16-bit, UB#, and LB# low) data, upper byte (8-bit, UB# low & LB# high) data or lower byte (8-bit, LB# low, and UB# high) data is loaded
V <sub>CC</sub>	Voltage Source	Power	Core Power supply
V <sub>CCQ</sub>	Voltage Source	Power	I/O Power supply
V <sub>SS</sub>	Ground Source	GND	Core ground Source
V <sub>SSQ</sub>	I/O Ground Source	GND	I/O Ground Source
WAIT#	Valid Data Indicator	Output	WAIT# indicates whether data is valid or not

# 35 Power Up Sequence

After applying  $V_{CC}$  up to minimum operating voltage (1.7V), drive CS# high first and then drive MRS# high. This gets the device into power up mode. Wait 200  $\mu$ s minimum to get into the normal operation mode. During power up mode, the standby current cannot be guaranteed. To obtain stable standby current levels, at least one cycle of active operation should be implemented regardless of wait time duration. To obtain appropriate device operation, be sure to follow the proper power up sequence.


- 1. Apply power.
- 2. Maintain stable power ( $V_{CC}$  min.=1.7V) for a minimum 200  $\mu$ s with CS# and MRS# high.

**S71WS-Nx0 Based MCPs** S71WS-N\_01\_A4 September 15, 2005



# 36 Power Up and Standby Mode Timing Diagrams

## 36.I Power Up



**Note:** After  $V_{CC}$  reaches  $V_{CC}$ (Min.), wait 200  $\mu$ s with CS# and MRS# high. This puts the device into normal operation.

Figure 36.1 Power Up Timing

## 36.2 Standby Mode




Figure 36.2 Standby Mode State Machines

The default mode after power up is Asynchronous mode (4 Page Read and Asynchronous Write). But this default mode is not 100% guaranteed, so the MRS# setting sequence is highly recommended after power up.

For entry to PAR mode, drive the MRS# pin into  $V_{IL}$  for over 0.5µs or longer (suspend period) during standby mode after the MRS# setting has been completed (A4=1, A3=0). If the MRS# pin is driven into  $V_{IH}$  during PAR mode, the device reverts to standby mode without the wake up sequence.



# 37 Functional Description

Table 37.1 Asynchronous 4 Page Read & Asynchronous Write Mode (AI5/AI4=0/0)

Mode	CS#	MRS#	OE#	WE#	LB#	UB#	I/O <sub>0-7</sub>	I/O <sub>8-15</sub>	Power
Deselected	Н	Н	Х	Х	Х	Х	High-Z	High-Z	Standby
Deselected	Н	L	Х	Х	Х	Х	High-Z	High-Z	PAR
Output Disabled	L	Н	Н	Н	Х	Х	High-Z	High-Z	Active
Outputs Disabled	L	Н	Х	Х	Н	Н	High-Z	High-Z	Active
Lower Byte Read	L	Н	L	Н	L	Н	D <sub>OUT</sub>	High-Z	Active
Upper Byte Read	L	Н	L	Н	Н	L	High-Z	D <sub>OUT</sub>	Active
Word Read	L	Н	L	Н	L	L	D <sub>OUT</sub>	D <sub>OUT</sub>	Active
Lower Byte Write	L	Н	Н	L	L	Н	D <sub>IN</sub>	High-Z	Active
Upper Byte Write	L	Н	Н	L	Н	L	High-Z	D <sub>IN</sub>	Active
Word Write	L	Н	Н	L	L	L	D <sub>IN</sub>	D <sub>IN</sub>	Active
Mode Register Set	L	L	Н	L	L	L	High-Z	High-Z	Active

**Legend:** X = Don't care (must be low or high state).

### Notes:

- 1. In asynchronous mode, Clock and ADV# are ignored.
- 2. The WAIT# pin is High-Z in asynchronous mode.

Table 37.2 Synchronous Burst Read & Asynchronous Write Mode (Al5/Al4=0/I)

Mode	CS#	MRS#	OE#	WE#	LB#	UB#	I/O <sub>0-7</sub>	I/O <sub>8-15</sub>	CLK	ADV#	Power
Deselected	Н	Н	Х	Х	Х	Х	High-Z	High-Z	X (note 2)	X (note 2)	Standby
Deselected	Н	L	Х	Х	Х	Х	High-Z	High-Z	X (note 2)	X (note 2)	PAR
Output Disabled	L	Н	Н	Н	Х	Х	High-Z	High-Z	X (note 2)	Н	Active
Outputs Disabled	L	Н	Х	Х	Н	Н	High-Z	High-Z	X (note 2)	Н	Active
Read Command	L	Н	Х	Н	Х	Х	High-Z	High-Z		7	Active
Lower Byte Read	L	Н	L	Н	L	Н	D <sub>OUT</sub>	High-Z		Н	Active
Upper Byte Read	L	Н	L	Н	Н	L	High-Z	D <sub>OUT</sub>	7	Н	Active
Word Read	L	Н	L	Н	L	L	D <sub>OUT</sub>	D <sub>OUT</sub>		Н	Active
Lower Byte Write	L	Н	Н	L	L	Н	D <sub>IN</sub>	High-Z	X (note 2)	or L	Active
Upper Byte Write	L	Н	Н	L	Н	L	High-Z	D <sub>IN</sub>	X (note 2)	or L	Active
Word Write	L	Н	Н	L	L	L	D <sub>IN</sub>	D <sub>IN</sub>	X (note 2)	or	Active
Mode Register Set	L	L	Н	L	L	L	High-Z	High-Z	X (note 2)	or L	Active

### Notes:

- 1. X must be low or high state.
- 2. X means "Don't care" (can be low, high or toggling).
- 3. WAIT# is the device output signal and does not have any affect on the mode definition. Please refer to each timing diagram for Wait# pin function.

**S71WS-Nx0 Based MCPs** S71WS-N\_01\_A4 September 15, 2005



Table 37.3 Synchronous Burst Read & Synchronous Burst Write Mode(AI5/AI4 = I/0)

Mode	CS#	MRS#	OE#	WE#	LB#	UB#	I/O <sub>0-7</sub>	I/O <sub>8-15</sub>	CLK	ADV#	Power
Deselected	Н	Н	X (note1)	X (note1)	X (note1)	X (note1)	High-Z	High-Z	X (note 2)	X (note 2)	Standby
Deselected	Н	L	X (note1)	X (note1)	X (note1)	X (note1)	High-Z	High-Z	X (note 2)	X (note 2)	PAR
Output Disabled	L	Н	Н	Н	Х	Х	High-Z	High-Z	X (note 2)	Н	Active
Outputs Disabled	L	Н	X (note1)	X (note1)	Н	Н	High-Z	High-Z	X (note 2)	Н	Active
Read Command	L	Н	X (note1)	Н	Х	Х	High-Z	High-Z	」	Ц	Active
Lower Byte Read	L	Н	L	Н	L	Н	D <sub>OUT</sub>	High-Z	Ţ	Н	Active
Upper Byte Read	L	Н	L	Н	Н	L	High-Z	D <sub>OUT</sub>	丁	Н	Active
Word Read	L	Н	L	Н	L	L	D <sub>OUT</sub>	D <sub>OUT</sub>	丁	Н	Active
Write Command	L	Н	X (note1)	L or 🎞			High-Z	High-Z	工		Active
Lower Byte Write	L	Н	Н	X (note1)	L	Н	D <sub>IN</sub>	High-Z	Ţ	Н	Active
Upper Byte Write	L	Н	Н	X (note1)	Н	L	High-Z	D <sub>IN</sub>		Н	Active
Word Write	L	Н	Н	X (note1)	L	L	D <sub>IN</sub>	D <sub>IN</sub>	工	Н	Active
Mode Register Set	L	L	Н	L or T	L	L	High-Z	High-Z	工	ı	Active

- 1. X must be low or high state.
- 2. X means "Don't care" (can be low, high or toggling).
- 3. WAIT# is the device output signal and does not have any affect on the mode definition. Please refer to each timing diagram for WAIT# pin function.



# 38 Mode Register Setting Operation

The device has several modes:

- Asynchronous Page Read mode
- Asynchronous Write mode
- Synchronous Burst Read mode
- Synchronous Burst Write mode
- Standby mode and Partial Array Refresh (PAR) mode.

Partial Array Refresh (PAR) mode is defined through the Mode Register Set (MRS) option. The MRS option also defines burst length, burst type, wait polarity and latency count at synchronous burst read/write mode.

## 38.1 Mode Register Set (MRS)

The mode register stores the data for controlling the various operation modes of the pSRAM. It programs Partial Array Refresh (PAR), burst length, burst type, latency count and various vendor specific options to make pSRAM useful for a variety of different applications. The default values of mode register are defined, therefore when the reserved address is input, the device runs at default modes.

The mode register is written by driving CS#, ADV#, WE#, UB#, LB# and MRS# to  $V_{IL}$  and driving OE# to  $V_{IH}$  during valid addressing. The mode register is divided into various fields depending on the fields of functions. The PAR field uses A0–A4, Burst Length field uses A5–A7, Burst Type uses A8, Latency Count uses A9–A11, Wait Polarity uses A13, Operation Mode uses A14–A15 and Driver Strength uses A16–A17.

Refer to the Table below for detailed Mode Register Settings. A18–A22 addresses are "Don't care" in the Mode Register Setting.

Table 38.1 Mode Register Setting According to Field of Function

Address	A17 – A16	AI5 - AI4	AI3	Al2	All – Al9	<b>A</b> 8	A7 – A5	A4 – A3	A2	AI – A0
Function	DS	MS	WP	RFU	Latency	BT	BL	PAR	PARA	PARS

**Note:** DS (Driver Strength), MS (Mode Select), WP (Wait Polarity), Latency (Latency Count), BT (Burst Type), BL (Burst Length), PAR (Partial Array Refresh), PARA (Partial Array Refresh Array), PARS (Partial Array Refresh Size), RFU (Reserved for Future Use).

Table 38.2 Mode Register Set

		Driver Strength			Mode Select
AI7	Al6	DS	AI5	Al4	MS
0	0	Full Drive (note 1)	0	0	Async. 4 Page Read / Async. Write (note 1)
0	1	1/2 Drive	0	1	Sync. Burst Read / Async. Write
1	0	1/4 Drive	1	0	Sync. Burst Read / Sync. Burst Write

	WAIT# Polarity		RFU		Latency Count			Burst Type Burst Length			rst Length		
AI3	WP	Al2	RFU	All	AI0	A9	Latency	<b>A</b> 8	ВТ	<b>A</b> 7	A6	<b>A</b> 5	BL
0	Low Enable (note 1)	0	Must (note 1)	0	0	0	3	0	Linear (note 1)	0	1	0	4 word
1	High Enable	1	_	0	0	1	4	1	Interleave	0	1	1	8 word
				0	1	0	5			1	0	0	16 word (note 1)
				0	1	1	6			1	1	1	Full (256 word)

**S7IWS-Nx0 Based MCPs** S7IWS-N\_01\_A4 September 15, 2005




		Partial Array Refresh		PAR Array			PAR Size
<b>A</b> 4	A3	PAR	A2	PARA	Al	A0	PARS
1	0	PAR Enable	0	Bottom Array (note 1)	0	0	Full Array (note 1)
1	1	PAR Disable (note 1)	1	Top Array	0	1	3/4 Array
	•		•		1	0	1/2 Array
					1	1	1/4 Array

**Note:** Default mode. The address bits other than those listed in the table above are reserved. For example, Burst Length address bits(A7:A6:A5) have 4 sets of reserved bits like 0:0:0, 0:0:1, 1:0:1 and 1:1:0. If the reserved address bits are input, then the mode will be set to the default mode. Each field has its own default mode, but this default mode is not 100% guaranteed, so the MRS setting sequence is highly recommended after power up. A12 is a reserved bit for future use. A12 must be set as "0". Not all the mode settings are tested. Per the mode settings to be tested, please contact Spansion. The 256 word Full page burst mode needs to meet  $t_{BC}$ (Burst Cycle time) parameter as max. 2500ns.

## 38.2 MRS Pin Control Type Mode Register Setting Timing

In this device, the MRS pin is used for two purposes. One is to get into the mode register setting and the other is to execute Partial Array Refresh mode.

To get into the Mode Register Setting, the system must drive the MRS# pin to  $V_{IL}$  and immediately (within 0.5 $\mu$ s) issue a write command (drive CS#, ADV#, UB#, LB# and WE# to  $V_{IL}$  and drive OE# to  $V_{IH}$  during valid address). If the subsequent write command (WE# signal input) is not issued within 0.5 $\mu$ s, then the device may get into the PAR mode.



(MRS SETTING TIMING)

1. Clock input is ignored

Figure 38.1 Mode Register Setting Timing (OE# = VIH)

Table 38.3 MRS AC Characteristics

			Sp	eed	
	Parameter List	Symbol	Min	Max	Units
MRS	MRS# Enable to Register Write Start	t <sub>MW</sub>	0	500	ns
IVINO	End of Write to MRS# Disable	t <sub>WU</sub>	0	_	ns

**Note:**  $V_{CC}$ =1.7–2.0V,  $T_A$ =-40 to 85°C, Maximum Main Clock Frequency=66MHz



# 39 Asynchronous Operation

## 39.1 Asynchronous 4 Page Read Operation

Asynchronous normal read operation starts when CS#, OE# and UB# or LB# are driven to  $V_{IL}$  under the valid address without toggling page addresses (A0, A1). If the page addresses (A0, A1) are toggled under the other valid address, the first data will be out with the normal read cycle time (tRC) and the second, the third and the fourth data will be out with the page cycle time (tPC). (MRS# and WE# should be driven to  $V_{IH}$  during the asynchronous (page) read operation) Clock, ADV#, WAIT# signals are ignored during the asynchronous (page) read operation.

## 39.2 Asynchronous Write Operation

Asynchronous write operation starts when CS#, WE# and UB# or LB# are driven to  $V_{IL}$  under the valid address. MRS# and OE# should be driven to  $V_{IH}$  during the asynchronous write operation. Clock, ADV#, WAIT# signals are ignored during the asynchronous (page) read operation.

## 39.3 Asynchronous Write Operation in Synchronous Mode

A write operation starts when CS#, WE# and UB# or LB# are driven to  $V_{IL}$  under the valid address. Clock input does not have any affect to the write operation (MRS# and OE# should be driven to  $V_{IH}$  during write operation. ADV# can be either toggling for address latch or held in  $V_{IL}$ ). Clock, ADV#, WAIT# signals are ignored during the asynchronous (page) read operation.




Figure 39.2 Asynchronous Write



# 40 Synchronous Burst Operation

Burst mode operations enable the system to get high performance read and write operation. The address to be accessed is latched on the rising edge of clock or ADV# (whichever occurs first). CS# should be setup before the address latch. During this first clock rising edge, WE# indicates whether the operation is going to be a Read (WE# High) or a Write (WE# Low).

For the optimized Burst Mode of each system, the system should determine how many clock cycles are required for the first data of each burst access (Latency Count), how many words the device outputs during an access (Burst Length) and which type of burst operation (Burst Type: Linear or Interleave) is needed. The Wait Polarity should also be determined (See Table 38.2).

## 40.1 Synchronous Burst Read Operation

The Synchronous Burst Read command is implemented when the clock rising is detected during the ADV# low pulse. ADV# and CS# should be set up before the clock rising. During the Read command, WE# should be held in  $V_{IH}$ . The multiple clock risings (during the low ADV# period) are allowed, but the burst operation starts from the first clock rising. The first data will be out with Latency count and  $t_{CD}$ .

## 40.2 Synchronous Burst Write Operation

The Synchronous Burst Write command is implemented when the clock rising is detected during the ADV# and WE# low pulse. ADV#, WE# and CS# should be set up before the clock rising. The multiple clock risings (during the low ADV# period) are allowed but, the burst operation starts from the first clock rising. The first data will be written in the Latency clock with  $t_{DS}$ .




Figure 40.1 Synchronous Burst Read




Figure 40.2 Synchronous Burst Write



# 41 Synchronous Burst Operation Terminology

## 4I.I Clock (CLK)

The clock input is used as the reference for synchronous burst read and write operation of the pSRAM. The synchronous burst read and write operations are synchronized to the rising edge of the clock. The clock transitions must swing between  $V_{IL}$  and  $V_{IH}$ .

## **41.2 Latency Count**


The Latency Count configuration tells the device how many clocks must elapse from the burst command before the first data should be available on its data pins. This value depends on the input clock frequency. Table 41.1 shows the supported Latency Count.

**Table 41.1 Latency Count Support** 

Clock Frequency	Up to 66 MHz	Up to 54 MHz	Up to 40 MHz
Latency Count	5	4	3

Table 41.2 Number of CLocks for 1st Data

Set Latency	Latency 3	Latency 4	Latency 5
# of Clocks for 1st data (Read)	4	5	6
# of Clocks for 1st data (Write)	2	3	4



**Note:** The first data will always keep the Latency. From the second data on, some period of wait time may be caused by WAIT# pin.

Figure 41.1 Latency Configuration (Read)

# 41.3 Burst Length

Burst Length identifies how many data the device outputs during an access. The device supports 4 word, 8 word, 16 word and 256 word burst read or write. 256 word Full page burst mode needs to meet  $t_{BC}$  (Burst Cycle time) parameter as 2500ns max.

The first data will be output with the set Latency +  $t_{CD}$ . From the second data on, the data will be output with  $t_{CD}$  from each clock.



## 4I.4 Burst Stop

Burst stop is used when the system wants to stop burst operation on purpose. If driving CS# to  $V_{IH}$  during the burst read operation, the burst operation is stopped. During the burst read operation, the new burst operation cannot be issued. The new burst operation can be issued only after the previous burst operation is finished.

The burst stop feature is very useful because it enables the user to utilize the un-supported burst length such as 1 burst or 2 burst, used mostly in the mobile handset application environment.

# 41.5 Wait Control (WAIT#)

The WAIT# signal is the device's output signal that indicates to the host system when it's dataout or data-in is valid.

To be compatible with the Flash interfaces of various microprocessor types, the WAIT# polarity (WP) can be configured. The polarity can be programmed to be either low enable or high enable.

For the timing of WAIT# signal, the WAIT# signal should be set active one clock prior to the data regardless of Read or Write cycle.




Figure 41.2 WAIT# and Read/Write Latency Control



# 41.6 Burst Type

The device supports Linear type burst sequence and Interleave type burst sequence. Linear type burst sequentially increments the burst address from the starting address. The detailed Linear and Interleave type burst address sequence is shown in Table 41.3.

Table 41.3 Burst Sequence

				Burst Ad	dress Sequence (Deci	imal)					
Start	Wrap (note I)										
Address	4 word Burst		8 word	l Burst	l6 wor	d Burst	Full Page(256 word)				
	Linear	Interleave	Linear	Interleave	Linear	Interleave	Linear				
0	0-1-2-3	0-1-2-3	0-15-6-7	0-1-26-7	0-1-214-15	0-1-2-3-414-15	0-1-2254-255				
1	1-2-3-0	1-0-3-2	1-26-7-0	1-0-37-6	1-2-315-0	1-0-3-2-515-14	1-2-3255-0				
2	2-3-0-1	2-3-0-1	2-37-0-1	2-3-04-5	2-3-40-1	2-3-0-1-612-13	2-3-4255-0-1				
3	3-0-1-2	3-2-1-0	3-40-1-2	3-2-15-4	3-4-51-2	3-2-1-0-713-12	3-4-5255-0-1-2				
4			4-51-2-3	4-5-62-3	4-5-62-3	4-5-6-7-010-11	4-5-6255-0-1-2-3				
5			5-62-3-4	5-4-73-2	5-6-73-4	5-4-7-6-111-10	5-6-72553-4				
6			6-73-4-5	6-7-40-1	6-7-84-5	6-7-4-5-28-9	6-7-82554-5				
7			7-04-5-6	7-6-51-0	7-8-95-6	7-6-5-4-39-8	7-8-92555-6				
_					-	_	-				
14					14-15-012-13	14-15-120-1	14-1525512-13				
15					15-0-113-14	15-14-131-0	15-1625513-14				
_							_				
255							255-0-1253-254				



## 42 Low Power Features

## 42.I Internal TCSR

The internal Temperature Compensated Self Refresh (TCSR) feature is a very useful tool for reducing standby current at room temperature (below 40°C). DRAM cells have weak refresh characteristics in higher temperatures. High temperatures require more refresh cycles, which can lead to standby current increase.

Without the internal TCSR, the refresh cycle should be set at worst condition so as to cover the high temperature (85°C) refresh characteristics. But with internal TCSR, a refresh cycle below 40°C can be optimized, so the standby current at room temperature can be greatly reduced. This feature is beneficial since most mobile phones are used at or below 40°C in the phone standby mode.




Figure 42.I PAR Mode Execution and Exit

Table 42.1 PAR Mode Characteristics

Power Mode	Address (Bottom Array) (note 2)	Address (Top Array) (note 2)	Memory Cell Data	Standby Current (µA, Max)	Wait Time (µs)
Standby (Full Array)	000000h — 7FFFFFh	000000h — 7FFFFFh		200	0
Partial Refresh(3/4 Block)	000000h — 5FFFFFh	200000h — 7FFFFFh	Valid (note 1)	170	
Partial Refresh(1/2 Block)	000000h — 3FFFFFh	400000h — 7FFFFFh	valid (flote 1)	150	
Partial Refresh(1/4 Block)	000000h — 1FFFFFh	600000h — 7FFFFFh		140	

### Notes:

- 1. Only the data in the refreshed block are valid.
- 2. The PAR Array can be selected through Mode Register Set (see Mode Register Setting Operation).

## 42.2 Driver Strength Optimization

The optimization of output driver strength is possible through the mode register setting to adjust for the different data loadings. Through this driver strength optimization, the device can minimize the noise generated on the data bus during read operation. The device supports full drive, 1/2 drive and 1/4 drive.

# 42.3 Partial Array Refresh (PAR) mode

The PAR mode enables the user to specify the active memory array size. The pSRAM consists of 4 blocks and the user can select 1 block, 2 blocks, 3 blocks or all blocks as active memory arrays through the Mode Register Setting. The active memory array is periodically refreshed whereas the disabled array is not refreshed, so the previously stored data is lost. Even though PAR mode is enabled through the Mode Register Setting, PAR mode execution by the MRS# pin is still needed. The normal operation can be executed even in refresh-disabled array as long as the MRS# pin is not driven to the Low condition for over 0.5µs. Driving the MRS# pin to the High condition puts the device back to the normal operation mode from the PAR executed mode. Refer to Figure 42.1 and Table 42.1 for PAR operation and PAR address mapping.



# 43 Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.2 to V <sub>CC</sub> +0.3V	V
Power supply voltage relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.2 to 2.5V	V
Power Dissipation	P <sub>D</sub>	1.0	W
Storage temperature	T <sub>STG</sub>	-65 to 150	°C
Operating Temperature	T <sub>A</sub>	-40 to 85	°C

**Note:** Stresses greater than those listed under <u>Absolute Maximum Ratings</u> may cause permanent damage to the device. Functional operation should be restricted to use under recommended operating conditions only. Exposure to absolute maximum rating conditions longer than one second may affect reliability.

# 44 DC Recommended Operating Conditions

Symbol	<b>P</b> arameter	Min	Тур	Max	Unit
$V_{CC}$	Power Supply Voltage	1.7	1.85	2.0	
$V_{SS}$	Ground	0	0	0	
V <sub>IH</sub>	Input High Voltage	0.8 x V <sub>CC</sub>	_	V <sub>CC</sub> + 0.2 (note 2)	V
V <sub>IL</sub>	Input Low Voltage	-0.2 (note 3)	_	0.4	

### Notes:

- 1. TA=-40 to 85°C, unless otherwise specified.
- 2. Overshoot:  $V_{CC}+1.0V$  in case of pulse width  $\leq 20$ ns.
- 3. Undershoot: -1.0V in case of pulse width ≤ 20ns.
- 4. Overshoot and undershoot are sampled, not 100% tested.

# 45 Capacitance (Ta = 25°C, f = I MHz)

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = OV$	_	8	pF
C <sub>IO</sub>	Input/Output Capacitance	$V_{OUT} = 0V$	_	10	pF

Note: This parameter is sampled periodically and is not 100% tested.

**S7IWS-Nx0 Based MCPs** S7IWS-N\_01\_A4 September 15, 2005



# 46 DC and Operating Characteristics

## 46.I Common

Item	Symbol	Test Conditions			Min	Тур	Max	Unit
Input Leakage Current	ILI	$V_{IN}=V_{SS}$ to $V_{CC}$	$V_{IN} = V_{SS}$ to $V_{CC}$					
Output Leakage Current	I <sub>LO</sub>	$CS\#=V_{IH}$ , $MRS\#=V_{IH}$ , $OE\#=V_{IH}$ or $WE\#=V_{IL}$ , $V_{IO}=V_{SS}$ to $V_{CC}$		-1	_	1	μΑ	
Average Operating Current	I <sub>CC2</sub>	Cycle time= $t_{RC}+3t_{PC}$ , $I_{IO}=0$ mA, 100 CS#= $V_{IL}$ , MRS#= $V_{IH}$ , $V_{IN}=V_{IL}$ or $V_{II}$		_	_	40	mA	
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> =0.1mA	_	_	0.2	V		
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-0.1mA	1.4	_		V		
Standby Current (CMOS)	ı	$CS\# \ge V_{CC}-0.2V$ , $MRS\# \ge V_{CC}-0.2V$ ,	<	40°C	_	_	TBD	μΑ
Standby Current (CMO3)	I <sub>SB1</sub>	Other inputs = $V_{SS}$ to $V_{CC}$	< 85°C		_	_	200	μΑ
				3/4 Block	_	_	TBD	
			< 40°C	1/2 Block	_	_	TBD	μΑ
Partial Refresh Current	l (note 1)	MRS# ≤ 0.2V, CS# ≥ V <sub>CC</sub> -0.2V		1/4 Block	_	_	TBD	
Partial Refresh Current	I <sub>SBP</sub> (note 1)	Other inputs = $V_{SS}$ to $V_{CC}$		3/4 Block	_	_	170	
			< 85°C	1/2 Block	_	_	150	μΑ
				1/4 Block	_	_	140	

#### Notes:

# **47 AC Operating Conditions**

# 47.1 Test Conditions (Test Load and Test Input/Output Reference)

■ Input pulse level: 0.2 to V<sub>CC</sub> -0.2V

■ Input rising and falling time: 3ns

■ Input and output reference voltage: 0.5 x V<sub>CC</sub>

■ Output load (See Figure 47.1): CL=50pF




Figure 47.I PAR Mode Execution and Exit

<sup>1.</sup> Full Array Partial Refresh Current ( $I_{SBP}$ ) is same as Standby Current ( $I_{SB1}$ ).



# 47.2 Asynchronous AC Characteristics

 $(V_{CC}=1.7-2.0V, T_A=-40 \text{ to } 85 \text{ °C})$ 

	Sh.al	Downwarten.	Sp	eed Bins	11-:4
	Symbol	Parameter	Min	Max	Unit
	t <sub>RC</sub>	Read Cycle Time	70	_	ns
	t <sub>PC</sub>	Page Read Cycle Time	25	_	ns
	t <sub>AA</sub>	Address Access Time	_	70	ns
	t <sub>PA</sub>	Page Access Time	_	20	ns
	t <sub>co</sub>	Chip Select to Output	_	70	ns
	t <sub>OE</sub>	Output Enable to Valid Output	_	35	ns
aq	t <sub>BA</sub>	UB#, LB# Access Time	_	35	ns
Read	t <sub>LZ</sub>	Chip Select to Low-Z Output	10	_	ns
	t <sub>BLZ</sub>	UB#, LB# Enable to Low-Z Output	5	_	ns
	t <sub>OLZ</sub>	Output Enable to Low-Z Output	5	_	ns
	t <sub>CHZ</sub>	Chip Disable to High-Z Output	0	7	ns
	t <sub>BHZ</sub>	UB#, LB# Disable to High-Z Output	0	7	ns
	t <sub>OHZ</sub>	Output Disable to High-Z Output	0	7	ns
	t <sub>OH</sub>	Output Hold	3	_	ns
	t <sub>WC</sub>	Write Cycle Time	70	_	ns
	t <sub>CW</sub>	Chip Select to End of Write	60	_	ns
	t <sub>ADV</sub>	ADV# Minimum Low Pulse Width	7	_	ns
	t <sub>AS</sub>	Address Set-up Time to Beginning of Write	0	_	ns
	t <sub>AS(A)</sub>	Address Set-up Time to ADV# Falling	0	_	ns
	t <sub>AH(A)</sub>	Address Hold Time from ADV# Rising	7	_	ns
je,	t <sub>CSS(A)</sub>	CS# Setup Time to ADV# Rising	10	_	ns
Write	t <sub>AW</sub>	Address Valid to End of Write	60	_	ns
>	t <sub>BW</sub>	UB#, LB# Valid to End of Write	60	_	ns
	t <sub>WP</sub>	Write Pulse Width	55 (Note 1)	_	ns
	t <sub>WHP</sub>	WE# High Pulse Width	5 ns	Latency-1 clock	_
	t <sub>WR</sub>	Write Recovery Time	0	_	ns
	t <sub>WLRL</sub>	WE# Low to Read Latency	1	_	clock
	t <sub>DW</sub>	Data to Write Time Overlap	30	_	ns
	t <sub>DH</sub>	Data Hold from Write Time	0	_	ns


**Note:**  $t_{WP}$  (min) = 70ns for continuous write operation over 50 times.



# 47.3 Timing Diagrams

## 47.3.1 Asynchronous Read Timing Waveform

 $MRS\# = V_{IH}, WE\# = V_{IH}, WAIT\# = High-Z$ 



- t<sub>CHZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition,  $t_{CHZ(Max.)}$  is less than  $t_{LZ(Min.)}$  both for a given device and from device to device interconnection.
- 3. In asynchronous read cycle, Clock, ADV# and WAIT# signals are ignored.

Figure 47.2 Timing Waveform Of Asynchronous Read Cycle


Table 47.1 Asynchronous Read AC Characteristics

	Speed				Sp	eed	
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>RC</sub>	70	_		t <sub>OLZ</sub>	5	_	
t <sub>AA</sub>	_	70		t <sub>BLZ</sub>	5	_	
t <sub>CO</sub>	_	70	ns	t <sub>LZ</sub>	10	_	ns
t <sub>BA</sub>	_	35	113	t <sub>CHZ</sub>	0	7	113
t <sub>OE</sub>	_	35		t <sub>BHZ</sub>	0	7	
t <sub>OH</sub>	3	_		t <sub>OHZ</sub>	0	7	



## 47.3.1.1 Page Read

 $MRS\# = V_{IH}, WE\# = V_{IH}, WAIT\# = High-Z$ 



### Notes:

- t<sub>CHZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition,  $t_{CHZ(Max.)}$  is less than  $t_{LZ(Min.)}$  both for a given device and from device to device interconnection.
- 3. In asynchronous 4 page read cycle, Clock, ADV# and WAIT# signals are ignored.

Figure 47.3 Timing Waveform Of Page Read Cycle

Table 47.2 Asynchronous Page Read AC Characteristics


	Sp	Speed			Sp	eed	
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>RC</sub>	70	_		t <sub>OH</sub>	3	_	
t <sub>AA</sub>	_	70	]	t <sub>OLZ</sub>	5	_	
t <sub>PC</sub>	25	_	]	t <sub>BLZ</sub>	5	_	
t <sub>PA</sub>	_	20	ns	t <sub>LZ</sub>	10	_	ns
t <sub>CO</sub>	_	70	]	t <sub>CHZ</sub>	0	7	
t <sub>BA</sub>	_	35	]	t <sub>BHZ</sub>	0	7	
t <sub>OE</sub>	_	35	]	t <sub>OHZ</sub>	0	7	

162



## 47.3.2 Asynchronous Write Timing Waveform

Asynchronous Write Cycle - WE# Controlled



### Notes:

- 1. A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.
- 2.  $t_{CW}$  is measured from the CS# going low to the end of write.
- 3.  $t_{AS}$  is measured from the address valid to the beginning of write.
- t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> is applied in case a write ends with CS# or WE# going high.
- 5. In asynchronous write cycle, Clock, ADV# and WAIT# signals are ignored.

Figure 47.4 Timing Waveform Of Write Cycle

Table 47.3 Asynchronous Write AC Characteristics


	Speed				Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>WC</sub>	70	_		t <sub>AS</sub>	0	_	
t <sub>CW</sub>	60	_		t <sub>WR</sub>	0	_	ns
t <sub>AW</sub>	60	_	ns	t <sub>DW</sub>	30	_	113
t <sub>BW</sub>	60	_		t <sub>DH</sub>	0	_	
t <sub>WP</sub>	55 (note 1)	_					

**Note:**  $t_{WP(min)} = 70$ ns for continuous write operation over 50 times.



## 47.3.2.1 Write Cycle 2

 $MRS\# = V_{IH}$ ,  $OE\# = V_{IH}$ , WAIT# = High-Z, UB# & LB# Controlled



### Notes:

- 1. A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.
- 2.  $t_{CW}$  is measured from the CS# going low to the end of write.
- 3.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 4. t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> is applied in case a write ends with CS# or WE# going high.
- 5. In asynchronous write cycle, Clock, ADV# and WAIT# signals are ignored.

Figure 47.5 Timing Waveform of Write Cycle(2)

Table 47.4 Asynchronous Write AC Characteristics (UB# & LB# Controlled)

	Speed				Sp	eed	
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>WC</sub>	70	_		t <sub>AS</sub>	0	_	
t <sub>CW</sub>	60	_		t <sub>WR</sub>	0	_	ne
t <sub>AW</sub>	60	_	ns	t <sub>DW</sub>	30	_	ns
t <sub>BW</sub>	60	_		t <sub>DH</sub>	0	_	
t <sub>WP</sub>	55 (note 1)	_					


**Note:**  $t_{WP(min)} = 70$ ns for continuous write operation over 50 times.

164



### 47.3.2.1 Write Cycle (Address Latch Type)

 $MRS\# = V_{IH}$ ,  $OE\# = V_{IH}$ , WAIT# = High-Z, WE# Controlled



#### Notes:

- 1. A write occurs during the overlap  $(t_{WP})$  of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for word operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The  $t_{WP}$  is measured from the beginning of write to the end of write.
- 2.  $t_{AW}$  is measured from the address valid to the end of write. In this address latch type write timing,  $t_{WC}$  is same as  $t_{AW}$ .
- 3.  $t_{CW}$  is measured from the CS# going low to the end of write.
- 4.  $t_{BW}$  is measured from the UB# and LB# going low to the end of write.
- 5. Clock input does not have any affect to the write operation if the parameter  $t_{WLRL}$  is met.

Figure 47.6 Timing Waveform Of Write Cycle (Address Latch Type)

 Table 47.5
 Asynchronous Write in Synchronous Mode AC Characteristics

	Sp	eed			Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>ADV</sub>	7	_		t <sub>BW</sub>	60	_	ns
t <sub>AS(A)</sub>	0	_		t <sub>WP</sub>	55 (note 2)	_	113
t <sub>AH(A)</sub>	7	_	ns	t <sub>WLRL</sub>	1	_	clock
t <sub>CSS(A)</sub>	10	_	113	t <sub>AS</sub>	0	_	
t <sub>CW</sub>	60	_		t <sub>DW</sub>	30	_	ns
t <sub>AW</sub>	60	_		t <sub>DH</sub>	0	_	


- 1. Address Latch Type, WE# Controlled.
- 2.  $t_{WP(min)} = 70$ ns for continuous write operation over 50 times.



## 47.3.1 Asynchronous Write Timing Waveform in Synchronous Mode

## 47.3.1.1 Write Cycle (Low ADV# Type)

 $MRS\# = V_{IH}$ ,  $OE\# = V_{IH}$ , WAIT# = High-Z, WE# Controlled



#### Notes:

- 1. Low ADV# type write cycle WE# Controlled.
- 2. A write occurs during the overlap (tWP) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.
- 3.  $t_{CW}$  is measured from the CS# going low to the end of write.
- 4.  $t_{AS}$  is measured from the address valid to the beginning of write.
- t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> is applied in case a write ends with CS# or WE# going high.
- 6. Clock input does not have any affect to the write operation if the parameter  $t_{\it WLRL}$  is met.

Figure 47.7 Timing Waveform Of Write Cycle (Low ADV# Type)

Table 47.6 Asynchronous Write in Synchronous Mode AC Characteristics


	Speed				Sp	eed	
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>WC</sub>	70	_		t <sub>WLRL</sub>	1	_	clock
t <sub>CW</sub>	60	_		t <sub>AS</sub>	0	_	
t <sub>AW</sub>	60	_	ns	t <sub>WR</sub>	0	_	ns
t <sub>BW</sub>	60	_		t <sub>DW</sub>	30	_	113
t <sub>WP</sub>	55 (note 2)	_		t <sub>DH</sub>	0	_	

- 1. Low ADV# Type, WE# Controlled.
- 2. tWP(min) = 70ns for continuous write operation over 50 times.



## 47.3.1.2 Write Cycle (Low ADV# Type)

 $MRS\# = V_{IH}$ ,  $OE\# = V_{IH}$ , WAIT# = High-Z, UB# & LB# Controlled



#### Notes:

- 1. Low ADV# type write cycle UB# and LB# Controlled.
- 2. A write occurs during the overlap  $(t_{WP})$  of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The  $t_{WP}$  is measured from the beginning of write to the end of write.
- 3.  $t_{CW}$  is measured from the CS# going low to the end of write.
- 4.  $t_{AS}$  is measured from the address valid to the beginning of write.
- t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> is applied in case a write ends with CS# or WE# going high.
- 6. Clock input does not have any affect to the write operation if the parameter  $t_{WIRI}$  is met.

Figure 47.8 Timing Waveform Of Write Cycle (Low ADV# Type)

Table 47.7 Asynchronous Write in Synchronous Mode AC Characteristics


	Speed				Sp	eed	
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>WC</sub>	70	_		t <sub>WLRL</sub>	1	_	clock
t <sub>CW</sub>	60	_		t <sub>AS</sub>	0	_	
t <sub>AW</sub>	60	_	ns	t <sub>WR</sub>	0	_	ns
t <sub>BW</sub>	60	_		t <sub>DW</sub>	30	_	113
t <sub>WP</sub>	55 (note 2)	_		t <sub>DH</sub>	0	_	

- 1. Low ADV# type multiple write, UB#, LB# controlled.
- 2.  $t_{WP(min)} = 70$ ns for continuous write operation over 50 times.



## 47.3.1.3 Multiple Write Cycle (Low ADV# Type)

MRSE =  $V_{IH}$ , OE# =  $V_{IH}$ , WAIT# = High-Z, WE# Controlled\



#### Notes

- 1. Low ADV# type multiple write cycle.
- 2. A write occurs during the overlap  $(t_{WP})$  of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The  $t_{WP}$  is measured from the beginning of write to the end of write.
- 3.  $t_{CW}$  is measured from the CS# going low to the end of write.
- 4.  $t_{AS}$  is measured from the address valid to the beginning of write.
- t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> is applied in case a write ends with CS# or WE# going high.
- Clock input does not have any affect on the asynchronous multiple write operation if t<sub>WHP</sub> is shorter than the (Read Latency - 1) clock duration.
- 7.  $t_{WP(min)} = 70$ ns for continuous write operation over 50 times.

Figure 47.9 Timing Waveform Of Multiple Write Cycle (Low ADV# Type)

Table 47.8 Asynchronous Write in Synchronous Mode AC Characteristics

Symbol	Speed		Units	Symbol		Speed	Units	
Symbol	Min	Max	Oilles	Symbol	Min	Max	Cilics	
t <sub>WC</sub>	70	_		t <sub>WHP</sub>	5ns	Latency-1 clock	_	
t <sub>CW</sub>	60	_		t <sub>AS</sub>	0	_		
t <sub>AW</sub>	60	_	ns	t <sub>WR</sub>	0	_	ns	
t <sub>BW</sub>	60	_		t <sub>DW</sub>	30	_	113	
t <sub>WP</sub>	55 (note 2)	_		t <sub>DH</sub>	0	_		

- 1. Low ADV# type multiple write, WE# Controlled.
- 2.  $t_{WP(min)} = 70$ ns for continuous write operation over 50 times.



# **48 AC Operating Conditions**

# 48.1 Test Conditions (Test Load and Test Input/Output Reference)

■ Input pulse level: 0.2 to  $V_{CC}$ -0.2V

■ Input rising and falling time: 3ns

■ Input and output reference voltage: 0.5 x V<sub>CC</sub>

■ Output load (See Figure 48.1): CL = 30pF




Figure 48.1 AC Output Load Circuit



# 48.2 Synchronous AC Characteristics

	Parameter List	Symbol	SI	peed	Units
	Parameter List	Symbol	Min	Max	Units
	Clock Cycle Time	T	15	200	
	Burst Cycle Time	t <sub>BC</sub>	_	2500	1
	Address Set-up Time to ADV# Falling (Burst)	t <sub>AS(B)</sub>	0	_	
	Address Hold Time from ADV# Rising (Burst)	t <sub>AH(B)</sub>	7	_	
	ADV# Setup Time	t <sub>ADVS</sub>	5	_	
	ADV# Hold Time	t <sub>ADVH</sub>	7	_	
	CS# Setup Time to Clock Rising (Burst)	t <sub>CSS(B)</sub>	5	_	
Burst Operation (Common)	Burst End to New ADV# Falling	t <sub>BEADV</sub>	7	_	
	Burst Stop to New ADV# Falling	t <sub>BSADV</sub>	12	_	ns
	CS# Low Hold Time from Clock	t <sub>CSLH</sub>	7	_	
	CS# High Pulse Width	t <sub>CSHP</sub>	55	_	1
	ADV# High Pulse Width	t <sub>ADHP</sub>	_	_	
	Chip Select to WAIT# Low	t <sub>WL</sub>	_	10	
	ADV# Falling to WAIT# Low	t <sub>AWL</sub>	_	10	
	Clock to WAIT# High	t <sub>WH</sub>	_	12	
	Chip De-select to WAIT# High-Z	t <sub>WZ</sub>	_	7	
	UB#, LB# Enable to End of Latency Clock	t <sub>BEL</sub>	1	_	clock
	Output Enable to End of Latency Clock	t <sub>OEL</sub>	1	_	clock
	UB#, LB# Valid to Low-Z Output	t <sub>BLZ</sub>	5	_	
	Output Enable to Low-Z Output	t <sub>OLZ</sub>	5		1
D D	Latency Clock Rising Edge to Data Output	t <sub>CD</sub>	_	10	
Burst Read Operation	Output Hold	t <sub>OH</sub>	3		
	Burst End Clock to Output High-Z	t <sub>HZ</sub>	_	10	ns
	Chip De-select to Output High-Z	t <sub>CHZ</sub>	_	7	1
	Output Disable to Output High-Z	t <sub>OHZ</sub>	_	7	1
	UB#, LB# Disable to Output High-Z	t <sub>BHZ</sub>	_	7	
	WE# Set-up Time to Command Clock	t <sub>WES</sub>	5		
	WE# Hold Time from Command Clock	t <sub>WEH</sub>	5	_	
	WE# High Pulse Width	t <sub>WHP</sub>	5		1
Burst Write Operation	UB#, LB# Set-up Time to Clock	t <sub>BS</sub>	5		1
	UB#, LB# Hold Time from Clock	t <sub>BH</sub>	5	_	ns
	Byte Masking Set-up Time to Clock	t <sub>BMS</sub>	7	_	1
	Byte Masking Hold Time from Clock	t <sub>BMH</sub>	7	_	1
	Data Set-up Time to Clock	t <sub>DS</sub>	5	_	1
	Data Hold Time from Clock	t <sub>DHC</sub>	3	_	1

**Note:** 3. ( $V_{CC} = 1.7 - 2.0V$ , TA = -40 to 85 °C, Maximum Main Clock Frequency = 66MHz.

# 48.3 Timing Diagrams

# 48.3.1 Synchronous Burst Operation Timing Waveform

Latency = 5, Burst Length = 4 (MRS# =  $V_{IH}$ )

**170 \$71WS-Nx0 Based MCPs** \$71WS-N\_01\_A4 September 15, 2005






Figure 48.2 Timing Waveform Of Basic Burst Operation

Table 48.1 Burst Operation AC Characteristics


	Speed				Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
Т	15	200		t <sub>AS(B)</sub>	0	_	
t <sub>BC</sub>	_	2500	ns	t <sub>AH(B)</sub>	7	_	ns
t <sub>ADVS</sub>	5	_	113	t <sub>CSS(B)</sub>	5	_	113
t <sub>ADVH</sub>	7			t <sub>BEADV</sub>	7	_	



## 48.3.2 Synchronous Burst Read Timing Waveforms

## 48.3.2.1 Read Timings

Latency = 5, Burst Length = 4, WP = Low enable (WE# =  $V_{IH}$ , MRS# =  $V_{IH}$ ). CS# Toggling Consecutive Burst Read



- 1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation,  $t_{\it BEADV}$  should be met.
- /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock) /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge).
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.

Figure 48.3 Timing Waveform of Burst Read Cycle (I)


Table 48.2 Burst Read AC Characteristics

	Sp	Speed			Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>CSHP</sub>	5	_	ns	t <sub>OHZ</sub>	_	7	
t <sub>BEL</sub>	1	_	clock	t <sub>BHZ</sub>	_	7	
t <sub>OEL</sub>	1	_	CIOCK	t <sub>CD</sub>	_	10	
t <sub>BLZ</sub>	5	_		t <sub>OH</sub>	3	_	ns
t <sub>OLZ</sub>	5	_	ns	t <sub>WL</sub>	_	10	
t <sub>HZ</sub>	_	10	113	t <sub>WH</sub>	_	12	
t <sub>CHZ</sub>	_	7		t <sub>WZ</sub>	_	7	



**173** 

Latency = 5, Burst Length = 4, WP = Low enable (WE# =  $V_{IH}$ , MRS# =  $V_{IH}$ ). CS# Low Holding Consecutive Burst Read



- The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t<sub>BEADV</sub> should be met.
- /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge)
  /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock)
  /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge).
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. The consecutive multiple burst read operation with holding CS# low is possible only through issuing a new ADV# and address.
- 5. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.


Figure 48.4 Timing Waveform of Burst Read Cycle (2)

Table 48.3 Burst Read AC Characteristics

	Speed				Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>BEL</sub>	1	_	clock	t <sub>CD</sub>	_	10	
t <sub>OEL</sub>	1	_	CIOCK	t <sub>OH</sub>	3	_	
t <sub>BLZ</sub>	5	_		t <sub>WL</sub>	_	10	ns
t <sub>OLZ</sub>	5	_	ns	t <sub>AWL</sub>	_	10	
t <sub>HZ</sub>	_	10		t <sub>WH</sub>	_	12	



Latency = 5, Burst Length = 4, WP = Low enable (WE# =  $V_{IH}$ , MRS# =  $V_{IH}$ ). Last data sustaining



- /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock) /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge).
- 2. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 3. Burst Cycle Time ( $t_{BC}$ ) should not be over 2.5 $\mu$ s.

Figure 48.5 Timing Waveform of Burst Read Cycle (3)


Table 48.4 Burst Read AC Characteristics

	Speed				Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>BEL</sub>	1	_	clock	t <sub>CD</sub>	_	10	
t <sub>OEL</sub>	1	_	CIOCK	t <sub>OH</sub>	3	_	ns
t <sub>BLZ</sub>	5	_	ns	t <sub>WL</sub>	_	10	113
t <sub>OLZ</sub>	5	_	113	t <sub>AWL</sub>	_	12	



## 48.3.2.1 Write Timings

Latency = 5, Burst Length = 4, WP = Low enable (OE# =  $V_{IH}$ , MRS# =  $V_{IH}$ ). CS# Toggling Consecutive Burst Write



- 1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation,  $t_{BEADV}$  should be met.
- 2. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 3. /WAIT Low ( $t_{WL}$ ) or  $t_{AWL}$ ): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High ( $t_{WH}$ ): Data available (driven by Latency-1 clock) /WAIT High-Z ( $t_{WZ}$ ): Data don't care (driven by CS# high going edge)
- 4. D2 is masked by UB# and LB#.
- 5. Burst Cycle Time ( $t_{BC}$ ) should not be over 2.5 $\mu$ s.


Figure 48.6 Timing Waveform of Burst Write Cycle (I)

Table 48.5 Burst Write AC Characteristics

	Sp	eed			Sp	eed	
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t <sub>CSHP</sub>	5	_		t <sub>WHP</sub>	5	_	
t <sub>BS</sub>	5	_	1	t <sub>DS</sub>	5	_	
t <sub>BH</sub>	5	_	1	t <sub>DHC</sub>	3	_	ns
t <sub>BMS</sub>	7	_	ns	t <sub>WL</sub>	_	10	113
t <sub>BMH</sub>	7	_	1	t <sub>WH</sub>	_	12	
t <sub>WES</sub>	5	_	1	t <sub>WZ</sub>	_	7	
t <sub>WEH</sub>	5	_	1				



Latency = 5, Burst Length = 4, WP = Low enable (OE# =  $V_{IH}$ , MRS# =  $V_{IH}$ ). CS# Low Holding Consecutive Burst Write



- The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t<sub>BEADV</sub> should be met.
- 2. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 3. /WAIT Low ( $t_{WL}$  or  $t_{AWL}$ ): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High ( $t_{WH}$ ): Data available (driven by Latency-1 clock) /WAIT High-Z ( $t_{WZ}$ ): Data don't care (driven by CS# high going edge)
- 4. D2 is masked by UB# and LB#.
- 5. The consecutive multiple burst read operation with holding CS# low is possible only through issuing a new ADV# and address
- 6. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.

Figure 48.7 Timing Waveform of Burst Write Cycle (2)


Table 48.6 Burst Write AC Characteristics

Symbol	Sp	eed	Unite	Units Symbol –		Speed	
Symbol	Min	Max	Onics	Зуппоп	Min	Max	Units
t <sub>BS</sub>	5	_		t <sub>WHP</sub>	5	_	
t <sub>BH</sub>	5	_		t <sub>DS</sub>	5	_	
t <sub>BMS</sub>	7	_	ns	t <sub>DHC</sub>	3	_	ns
t <sub>BMH</sub>	7	_	113	t <sub>WL</sub>	_	10	113
t <sub>WES</sub>	5	_		t <sub>AWL</sub>	_	10	
t <sub>WEH</sub>	5	_		t <sub>WH</sub>	_	12	



## 48.3.3 Synchronous Burst Read Stop Timing Waveform

Latency = 5, Burst Length = 4, WP = Low enable (WE#=  $V_{IH}$ , MRS# =  $V_{IH}$ ).



- 1. The new burst operation can be issued only after the previous burst operation is finished.
- /WAIT Low (t<sub>WL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge)
  /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock)
  /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. The burst stop operation should not be repeated for over 2.5 µs.

Figure 48.8 Timing Waveform of Burst Read Stop by CS#


**Table 48.7 Burst Read Stop AC Characteristics** 

Symbol	Speed		Units	Symbol	Sp	Speed	
Symbol	Min	Max	Onics	Зуппоп	Min	Max	Units
t <sub>BSADV</sub>	12	_		t <sub>CD</sub>	_	10	
t <sub>CSLH</sub>	7	_	ns	t <sub>OH</sub>	3	_	
t <sub>CSHP</sub>	5	_		t <sub>CHZ</sub>	_	7	ns
t <sub>BEL</sub>	1	_	clock	t <sub>WL</sub>	_	10	113
t <sub>OEL</sub>	1	_	CIOCK	t <sub>WH</sub>	_	12	
t <sub>BLZ</sub>	5	_		t <sub>WZ</sub>	_	7	
t <sub>OLZ</sub>	5	_	ns				



## 48.3.4 Synchronous Burst Write Stop Timing Waveform

Latency = 5, Burst Length = 4, WP = Low enable ( $OE\#=V_{IH}$ , MRS $\#=V_{IH}$ ).



- 1. The new burst operation can be issued only after the previous burst operation is finished.
- /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge)
  /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock)
  /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. The burst stop operation should not be repeated for over 2.5 µs.


Figure 48.9 Timing Waveform of Burst Write Stop by CS#

**Table 48.8 Burst Write Stop AC Characteristics** 

Symbol	Speed		Units	Symbol	Speed		Units
	Min	Max	Oilles	Symbol	Min	Max	Onics
t <sub>BSADV</sub>	12	_		t <sub>WHP</sub>	5	_	
t <sub>CSLH</sub>	7	_		t <sub>DS</sub>	5	_	
t <sub>CSHP</sub>	5	_		t <sub>DHC</sub>	3	_	ns
t <sub>BS</sub>	5	_	ns	$t_{WL}$	_	10	113
t <sub>BH</sub>	5	_		t <sub>WH</sub>	_	12	
t <sub>WES</sub>	5	_		t <sub>WZ</sub>	_	7	
t <sub>WEH</sub>	5	_					



## 48.3.5 Synchronous Burst Read Suspend Timing Waveform



- 1. If the clock input is halted during burst read operation, the data output will be suspended. During the burst read suspend period, OE# high drives data output to high-Z. If the clock input is resumed, the suspended data will be output first.
- 2. /WAIT Low ( $t_{WL}$  or  $t_{AWL}$ ): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High ( $t_{WH}$ ): Data available (driven by Latency-1 clock) /WAIT High-Z ( $t_{WZ}$ ): Data don't care (driven by CS# high going edge)
- 3. During the suspend period, OE# high drives DQ to High-Z and OE# low drives DQ to Low-Z. If OE# stays low during suspend period, the previous data will be sustained.
- 4. Burst Cycle Time ( $t_{BC}$ ) should not be over 2.5 $\mu$ s.

Figure 48.10 Timing Waveform of Burst Read Suspend Cycle (I)


Table 48.9 Burst Read Suspend AC Characteristics

Symbol	Speed	Units	Symbol	Speed		Units	
	Min	Max	Onics	Symbol	Min	Max	Omes
t <sub>BEL</sub>	1	_	clock	t <sub>HZ</sub>	_	10	
t <sub>OEL</sub>	1	1		t <sub>OHZ</sub>	_	7	
t <sub>BLZ</sub>	5	_	ns	t <sub>WL</sub>	_	10	ns
t <sub>OLZ</sub>	5	_		t <sub>WH</sub>	_	12	113
t <sub>CD</sub>	_	10		t <sub>WZ</sub>	_	7	
t <sub>OH</sub>	3	_					



# 49 Transition Timing Waveform Between Read And Write

Latency = 5, Burst Length = 4, WP = Low enable (MRS# =  $V_{IH}$ ).




- The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t<sub>BEADV</sub> should be met.
- /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge)
  /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock)
  /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.

Figure 49.1 Synchronous Burst Read to Asynchronous Write (Address Latch Type)

Table 49.1 Burst Read to Asynchronous Write (Address Latch Type) AC Characteristics

Symbol	Spo	eed	Units	Symbol	Speed		Units
Symbol	Min	Max	Onics	Symbol	Min	Max	Oilles
t <sub>READV</sub>	7	_	ns	t <sub>WLRI</sub>	1	_	clock






- The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t<sub>BEADV</sub> should be met.
- 2. /WAIT Low  $(t_{WL}$  or  $t_{AWL}$ ): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High  $(t_{WH})$ : Data available (driven by Latency-1 clock) /WAIT High-Z  $(t_{WZ})$ : Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.

Figure 49.2 Synchronous Burst Read to Asynchronous Write (Low ADV# Type)

Table 49.2 Burst Read to Asynchronous Write (Low ADV# Type) AC Characteristics

Symbol	Spo	eed	Units	Symbol	Speed		Units
Symbol	Min	Max	Onics	Symbol	Min	Max	Oilles
t <sub>BEADV</sub>	7	_	ns	t <sub>WLRL</sub>	1	_	clock






- The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t<sub>BEADV</sub> should be met.
- /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock) /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.

Figure 49.3 Asynchronous Write (Address Latch Type) to Synchronous Burst Read Timing

Table 49.3 Asynchronous Write (Address Latch Type) to Burst Read AC Characteristics

Symbol	Speed		Units	Symbol	Speed		Units
	Min	Max	Onics	Symbol	Min	Max	Omes
t <sub>WLRL</sub>	1	_	clock				






- 1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation,  $t_{BEADV}$  should be met.
- 2. /WAIT Low ( $t_{WL}$  or  $t_{AWL}$ ): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High ( $t_{WH}$ ): Data available (driven by Latency-1 clock) /WAIT High-Z ( $t_{WZ}$ ): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.

Figure 49.4 Asynchronous Write (Low ADV# Type) to Synchronous Burst Read Timing

Table 49.4 Asynchronous Write (Low ADV# Type) to Burst Read AC Characteristics

Symbol	Speed		Units	Symbol	Sp	eed	Units
Symbol	Min	Max	Oilles	Зуппоп	Min	Max	Onits
t <sub>WLRL</sub>	1	_	clock	t <sub>ADHP</sub>		_	ns






- The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t<sub>BEADV</sub> should be met.
- /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge)
  /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock)
  /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.

Figure 49.5 Synchronous Burst Read to Synchronous Burst Write Timing

Table 49.5 Asynchronous Write (Low ADV# Type) to Burst Read AC Characteristics

Symbol	Speed		Units S	Symbol	Speed		Symbol	Units
Symbol	Min	Max	Offics	Зуппьог	Min	Max	Onics	
t <sub>BEADV</sub>	7	_	ns					





- The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t<sub>BEADV</sub> should be met.
- /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock) /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time  $(t_{BC})$  should not be over 2.5 $\mu$ s.

Figure 49.6 Synchronous Burst Write to Synchronous Burst Read Timing

Table 49.6 Asynchronous Write (Low ADV# Type) to Burst Read AC Characteristics

Symbol	Sp	eed	Units Symbol		Speed		Units
Symbol	Min	Max	Onits	Зуппоп	Min	Max	Onics
t <sub>BEADV</sub>	7	_	ns				



## 50 Revisions

## Revision A (February I, 2004)

Initial Release

## Revision Al (February 9, 2005)

Updated document to include Burst Speed of 66 Mhz

**Updated Publication Number** 

## Revision A2 (April II, 2005)

Updated Product Selector Guide and Ordering Information tables

## Revision A3 (May 13, 2005)

Updated the entire utRAM module

## Revision A4 (September 15, 2005)

Added 128-MB module.

### Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (I) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion LLC will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

### Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion LLC product under development by Spansion LLC. Spansion LLC reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion LLC assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright ©2004-2005 Spansion LLC. All rights reserved. Spansion, the Spansion logo, and MirrorBit are trademarks of Spansion LLC. Other company and product names used in this publication are for identification purposes only and may be trademarks of their respective companies.