# 18Mb DDRII CIO BL4 SRAM Specification

# 165FBGA with Pb & Pb Free (ROHS Compliant)

# NETSOL RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of NETSOL. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

For updates or additional information about Netsol products, please contact to netsol@netsol.co.kr

# **Document Title**

# 512Kx36 & 1Mx18 - Bit DDRII CIO Burst Length of 4 SRAM

# **Revision History**

| Rev. No. | History   | Draft Date | Remark      |
|----------|---|------------|-------------|
| 0.0      | Initial Draft   | Mar. 2012  | Preliminary |
| 1.0      | Final spec release<br>Add current spec value                          | Feb. 2013  | Final       |
| 1.1      | Change Thermal Resistance $\theta$ JA value from 20.8°C/W to 16.3°C/W | Apr. 2013  | Final       |
| 1.2      | Change DLL locking time spec to 1024cycles from 2048cycles            | May 2013   | Final       |



# 512Kx36 & 1Mx18 - Bit DDRII CIO Burst Length of 4 SRAM

## Features

- 1.8V+0.1V/-0.1V Power Supply.
- DLL circuitry for wide output data valid window and future frequency scaling.
- I/O Supply Voltage 1.5V+0.1V/-0.1V for 1.5V I/O, 1.8V+0.1V/-0.1V for 1.8V I/O.
- Pipelined, double-data rate operation.
- Common data input/output bus.
- HSTL I/O
- Full data coherency, providing most current data.
- Synchronous pipeline read with self timed late write.
- Registered address, control and data input/output.
- DDR (Double Data Rate) Interface on read and write ports.
- Fixed 4-bit burst for both read and write operation.
- Clock-stop supports to reduce current.
- Two input clocks (K and  $\overline{K}$ ) for accurate DDR timing at clock rising edges only.
- Two input clocks for output data (C and  $\overline{C}$ ) to minimize clock-skew and flight-time mismatches.
- Two echo clocks (CQ and CQ) to enhance output data traceability.
- Single address bus.
- Byte write (x18, x36) function.
- Simple depth expansion with no data contention.
- Programmable output impedance.
- JTAG 1149.1 compatible test access port.
- 165FBGA(11x15 ball array FBGA) with body size of 13x15mm
   & Lead Free

#### **Key Parameters**

| Part Number           | Org. | Cycle<br>Time | Access<br>Time | Unit | RoHS |
|-----------------------|------|---------------|----------------|------|------|
| S7I163684M-E(F)C(I)33 |      | 3.0           | 0.45           | ns   | 0    |
| S7I163684M-E(F)C(I)30 | X36  | 3.3           | 0.45           | ns   | 0    |
| S7I163684M-E(F)C(I)25 |      | 4.0           | 0.45           | ns   | 0    |
| S7I161884M-E(F)C(I)33 |      | 3.0           | 0.45           | ns   | 0    |
| S7I161884M-E(F)C(I)30 | X18  | 3.3           | 0.45           | ns   | 0    |
| S7I161884M-E(F)C(I)25 |      | 4.0           | 0.45           | ns   | 0    |

\* -E(F)C(I)

E(F) [Package type]: E-Pb Free, F-Pb

C(I) [Operating Temperature]: C-Commercial, I-Industrial

# **GENERAL DESCRIPTION**

The S7I163684M and S7I161884M are 18,874,368-bits DDR Common I/O Synchronous Pipelined Burst SRAMs.

They are organized as 524,288 words by 36bits for S7I163684M and 1,048,576 words by 18 bits for S7I161884M.

Address, data inputs, and all control signals are synchronized to the input clock (K or  $\overline{K}$ ). Normally data outputs are synchronized to output clocks (C and  $\overline{C}$ ), but when C and  $\overline{C}$  are tied high, the data outputs are synchronized to the input clocks (K and  $\overline{K}$ ). Read data are referenced to echo clock (CQ or  $\overline{CQ}$ ) outputs. Read address and write address are registered on rising edges of the input K clocks.

Common address bus is used to access address both for read and write operations.


The internal burst counter is fixed to 4-bit sequential for both read and write operations. Synchronous pipeline read and late write enable high speed operations. Simple depth expansion is accomplished by using  $\overline{\text{LD}}$  for port selection. Byte write operation is supported with  $\overline{\text{BW}}_0$  and  $\overline{\text{BW}}_1$  ( $\overline{\text{BW}}_2$  and  $\overline{\text{BW}}_3$ ) pins for x18 (x36) device

IEEE 1149.1 serial boundary scan (JTAG) simplifies monitoring package pads attachment status with system. The S7I163684M and S7I161884M are implemented with Netsol's high performance 6T CMOS technology and is available in 165pin FBGA packages. Multiple power and ground pins minimize ground bounce.




# 512Kx36 & 1Mx18 DDRII CIO BL4 SRAM

## Logic Block Diagram - S7I163684M (512K x 36)



## Logic Block Diagram - S7I161884M (1M x 18)





# 512Kx36 & 1Mx18 DDRII CIO BL4 SRAM

# 165FBGA PKG Pin Configurations - S7I163684M (512Kx36) - Top View

| ( |      |        |        |      |                 | - <b>\</b> - | /               | 100 11 |      |        |      |
|---|------|--------|--------|------|-----------------|--------------|-----------------|--------|------|--------|------|
|   | 1    | 2      | 3      | 4    | 5               | 6            | 7               | 8      | 9    | 10     | 11   |
| Α | CQ   | NC/SA* | NC/SA* | R/W  | BW <sub>2</sub> | ĸ            | BW1             | LD     | SA   | NC/SA* | CQ   |
| В | NC   | DQ27   | DQ18   | SA   | BW3             | K            | BW <sub>0</sub> | SA     | NC   | NC     | DQ8  |
| С | NC   | NC     | DQ28   | Vss  | SA              | SA0          | SA1             | Vss    | NC   | DQ17   | DQ7  |
| D | NC   | DQ29   | DQ19   | Vss  | Vss             | Vss          | Vss             | Vss    | NC   | NC     | DQ16 |
| Е | NC   | NC     | DQ20   | Vddq | Vss             | Vss          | Vss             | Vddq   | NC   | DQ15   | DQ6  |
| F | NC   | DQ30   | DQ21   | Vddq | Vdd             | Vss          | Vdd             | Vddq   | NC   | NC     | DQ5  |
| G | NC   | DQ31   | DQ22   | Vddq | Vdd             | Vss          | Vdd             | Vddq   | NC   | NC     | DQ14 |
| н | Doff | VREF   | Vddq   | Vddq | Vdd             | Vss          | Vdd             | Vddq   | Vddq | VREF   | ZQ   |
| J | NC   | NC     | DQ32   | Vddq | Vdd             | Vss          | Vdd             | Vddq   | NC   | DQ13   | DQ4  |
| к | NC   | NC     | DQ23   | Vddq | Vdd             | Vss          | Vdd             | Vddq   | NC   | DQ12   | DQ3  |
| L | NC   | DQ33   | DQ24   | Vddq | Vss             | Vss          | Vss             | Vddq   | NC   | NC     | DQ2  |
| М | NC   | NC     | DQ34   | Vss  | Vss             | Vss          | Vss             | Vss    | NC   | DQ11   | DQ1  |
| Ν | NC   | DQ35   | DQ25   | Vss  | SA              | SA           | SA              | Vss    | NC   | NC     | DQ10 |
| Р | NC   | NC     | DQ26   | SA   | SA              | С            | SA              | SA     | NC   | DQ9    | DQ0  |
| R | TDO  | ТСК    | SA     | SA   | SA              | C            | SA              | SA     | SA   | TMS    | TDI  |

Notes: 1. \* Checked No Connect (NC) pins are reserved for higher density address, i.e. 3A for 36Mb, 10A for 72Mb, 2A for 144Mb. 2. BW₀ controls write to DQ0:DQ8, BW₁ controls write to DQ9:DQ17, BW₂ controls write to DQ18:DQ26 and BW₃ controls write to DQ27:DQ35.

#### **Pin Name**

| Symbol             | Pin Numbers   | Description  | Note |
|--------------------|---|--|------|
| К, <u>К</u>        | 6B, 6A  | Input Clock  |      |
| C, <del>C</del>    | 6P, 6R  | Input Clock for Output Data  | 1    |
| CQ, CQ             | 11A, 1A   | Output Echo Clock  |      |
| Doff               | 1H  | DLL Disable when low   |      |
| SA0, SA1           | 6C, 7C  | Burst Count Address Inputs   |      |
| SA                 | 9A,4B,8B,5C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R   | Address Inputs   |      |
| DQ0-35             | 2B,3B,11B,3C,10C,11C,2D,3D,11D,3E,10E,11E,2F,3F<br>11F,2G,3G,11G,3J,10J,11J,3K,10K,11K,2L,3L,11L<br>3M,10M,11M,2N,3N,11N,3P,10P,11P | Data Inputs Outputs  |      |
| R/W                | 4A  | Read, Write Control Pin, Read active when high                     |      |
| LD                 | 8A  | Synchronous Load Pin, bus Cycle sequence is to be defined when low |      |
| BW0, BW1, BW2, BW3 | 7B,7A,5A,5B   | Block Write Control Pin, active when low                           |      |
| VREF               | 2H,10H  | Input Reference Voltage  |      |
| ZQ                 | 11H   | Output Driver Impedance Control Input                              | 2    |
| Vdd                | 5F,7F,5G,7G,5H,7H,5J,7J,5K,7K   | Power Supply (1.8 V)   |      |
| Vddq               | 4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L   | Output Power Supply (1.5V or 1.8V)                                 |      |
| Vss                | 4C,8C,4D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,<br>4M-8M,4N,8N  | Ground   |      |
| TMS                | 10R   | JTAG Test Mode Select  |      |
| TDI                | 11R   | JTAG Test Data Input   |      |
| ТСК                | 2R  | JTAG Test Clock  |      |
| TDO                | 1R  | JTAG Test Data Output  |      |
| NC                 | 2A,3A,10A,1B,9B,10B,1C,2C,9C,1D,9D,10D,1E,2E,9E,<br>1F,9F,10F,1G,9G,10G,1J,2J,9J,1K,2K,9K<br>1L,9L,10L,1M,2M,9M,1N,9N,10N,1P,2P,9P  | No Connect   | 3    |

**Notes:** 1. C,  $\overline{C}$ , K or  $\overline{K}$  cannot be set to VREF voltage.

2. When ZQ pin is directly connected to Vob output impedance is set to minimum value and it cannot be connected to ground or left unconnected. 3. Not connected to chip pad internally.



# 165FBGA PKG Pin Configurations - S7I161884M (1Mx18) - Top View

|   | 1    | 2      | 3    | 4    | 5   | 6   | 7               | 8    | 9    | 10     | 11  |
|---|------|--------|------|------|-----|-----|-----------------|------|------|--------|-----|
| Α | CQ   | NC/SA* | SA   | R/W  | BW1 | ĸ   | NC/SA*          | LD   | SA   | NC/SA* | CQ  |
| В | NC   | DQ9    | NC   | SA   | NC  | K   | BW <sub>0</sub> | SA   | NC   | NC     | DQ8 |
| С | NC   | NC     | NC   | Vss  | SA  | SA0 | SA1             | Vss  | NC   | DQ7    | NC  |
| D | NC   | NC     | DQ10 | Vss  | Vss | Vss | Vss             | Vss  | NC   | NC     | NC  |
| Е | NC   | NC     | DQ11 | Vddq | Vss | Vss | Vss             | Vddq | NC   | NC     | DQ6 |
| F | NC   | DQ12   | NC   | Vddq | Vdd | Vss | Vdd             | Vddq | NC   | NC     | DQ5 |
| G | NC   | NC     | DQ13 | Vddq | Vdd | Vss | Vdd             | Vddq | NC   | NC     | NC  |
| Н | Doff | VREF   | Vddq | Vddq | Vdd | Vss | Vdd             | Vddq | Vddq | Vref   | ZQ  |
| J | NC   | NC     | NC   | Vddq | Vdd | Vss | Vdd             | Vddq | NC   | DQ4    | NC  |
| к | NC   | NC     | DQ14 | Vddq | Vdd | Vss | Vdd             | Vddq | NC   | NC     | DQ3 |
| L | NC   | DQ15   | NC   | Vddq | Vss | Vss | Vss             | Vddq | NC   | NC     | DQ2 |
| Μ | NC   | NC     | NC   | Vss  | Vss | Vss | Vss             | Vss  | NC   | DQ1    | NC  |
| Ν | NC   | NC     | DQ16 | Vss  | SA  | SA  | SA              | Vss  | NC   | NC     | NC  |
| Р | NC   | NC     | DQ17 | SA   | SA  | С   | SA              | SA   | NC   | NC     | DQ0 |
| R | TDO  | TCK    | SA   | SA   | SA  | C   | SA              | SA   | SA   | TMS    | TDI |

Notes: 1. \* Checked No Connect (NC) pins are reserved for higher density address, i.e. 10A for 36Mb, 2A for 72Mb, 7A for 144Mb. 2. BWo controls write to DQ0:DQ8 and BW1 controls write to DQ9:DQ17.

#### **Pin Name**

| Symbol      | Pin Numbers   | Description  | Note |
|-------------|---|--|------|
| К, <u>К</u> | 6B, 6A  | Input Clock  |      |
| C, <u>C</u> | 6P, 6R  | Input Clock for Output Data  | 1    |
| CQ, CQ      | 11A, 1A   | Output Echo Clock  |      |
| Doff        | 1H  | DLL Disable when low   |      |
| SA0, SA1    | 6C, 7C  | Burst Count Address Inputs   |      |
| SA          | 3A,9A,4B,8B,5C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R  | Address Inputs   |      |
| DQ0-17      | 2B,11B,10C,3D,3E,11E,2F,11F,3G,10J,3K,11K,2L,11L<br>10M,3N,3P,11P   | Data Inputs Outputs  |      |
| R/W         | 4A  | Read, Write Control Pin, Read active when high                     |      |
| LD          | 8A  | Synchronous Load Pin, bus Cycle sequence is to be defined when low |      |
| BW0, BW1    | 7B, 5A  | Block Write Control Pin, active when low                           |      |
| VREF        | 2H,10H  | Input Reference Voltage  |      |
| ZQ          | 11H   | Output Driver Impedance Control Input                              | 2    |
| Vdd         | 5F,7F,5G,7G,5H,7H,5J,7J,5K,7K   | Power Supply (1.8 V)   |      |
| Vddq        | 4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L   | Output Power Supply (1.5V or 1.8V)                                 |      |
| Vss         | 4C,8C,4D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,4M-8M,4N,8N  | Ground   |      |
| TMS         | 10R   | JTAG Test Mode Select  |      |
| TDI         | 11R   | JTAG Test Data Input   |      |
| TCK         | 2R  | JTAG Test Clock  |      |
| TDO         | 1R  | JTAG Test Data Output  |      |
| NC          | 2A,7A,10A,1B,3B,5B,9B,10B,1C,2C,3C,9C,11C,1D,2D,9D,10D,<br>11D,1E,2E,9E,10E,1F,3F,9F,10F,1G,2G,9G,10G,11G,<br>1J,2J,3J,9J,11J,1K,2K,9K,10K,1L,3L,9L,10L,<br>1M,2M,3M,9M,11M,1N,2N,9N,10N,11N,1P,2P,9P,10P | No Connect   | 3    |

**Notes:** 1. C,  $\overline{C}$ , K or  $\overline{K}$  cannot be set to VREF voltage.

2. When ZQ pin is directly connected to VDD output impedance is set to minimum value and it cannot be connected to ground or left unconnected. 3. Not connected to chip pad internally.



# 512Kx36 & 1Mx18 DDRII CIO BL4 SRAM

## **Read Operations**

Read cycles are initiated by initiating R/ $\overline{W}$  as high at the rising edge of the positive input clock K. Address is presented and stored in the read address register synchronized with K clock. For 4-bit burst DDR operation, it will access four 36-bit or 18-bit data words with each read command. The first pipelined data is transferred out of the device triggered by  $\overline{C}$  clock following next  $\overline{K}$  clock rising edge. Next burst data is triggered by the rising edge of following C clock rising edge. Continuous read operations are initiated with K clock rising edge. And pipelined data are transferred out of device on every rising edge of both C and  $\overline{C}$  clocks. In case C and  $\overline{C}$  tied to high, output data are triggered by K and  $\overline{K}$  instead of C and  $\overline{C}$ . When the  $\overline{LD}$  is disabled after a read operation, the S7I163684M and S7I161884M will first complete burst read operation before entering into deselect mode at the next K clock rising edge. Then output drivers disabled automatically to high impedance state.

## Write Operations

Write cycles are initiated by activating  $R/\overline{W}$  as low at the rising edge of the positive input clock K. Address is presented and stored in the write address register synchronized with next K clock. For 4-bit burst DDR operation, it will write four 36-bit or 18-bit data words with each write command. The first "late write" data is transferred and registered into the device synchronous with next K clock rising edge. Next burst data is transferred and registered synchronous with following  $\overline{K}$  clock rising edge. Continuous write operations are initiated with K rising edge. And "late write" data is presented to the device on every rising edge of both K and  $\overline{K}$  clocks. When the  $\overline{LD}$  is disabled, the S7I163684M and S7I161884M will enter into deselect mode. The device disregards input data presented on the same cycle  $\overline{LD}$  disabled. The S7I163684M and S7I161884M support byte write operations. With activating  $\overline{BW_0}$  or  $\overline{BW_1}$  ( $\overline{BW_2}$  or  $\overline{BW_3}$ ) in write cycle, only one byte of input data is presented. In S7I161884M,  $\overline{BW_0}$  controls write operation to D0:D8,  $\overline{BW_1}$  controls write operation to D9:D17.And in S7I163684M,  $\overline{BW_2}$  controls write operation to D18:D26,  $\overline{BW_3}$  controls write operation to D27:D35.

## Single Clock Mode

S7I163684M and S7I161884M can be operated with the single clock pair K and  $\overline{K}$ , instead of C or  $\overline{C}$  for output clocks. To operate these devices in single clock mode, C and  $\overline{C}$  must be tied high during power up and must be maintained high during operation. After power up, this device can't change to or from single clock mode. System flight time and clock skew could not be compensated in this mode.

## **Depth Expansion**

Each port can be selected and deselected independently with R/W be shared among all SRAMs and provide a new LD signal for each bank. Before chip deselected, all read and write pending operations are completed.

# 512Kx36 & 1Mx18 DDRII CIO BL4 SRAM

### Programmable Impedance Output Buffer Operation

The designer can program the SRAM's output buffer impedance by terminating the ZQ pin to Vss through a precision resistor (RQ). The value of RQ (within 15%) is five times the output impedance desired. For example,  $250\Omega$  resistor will give an output impedance of  $50\Omega$ .Impedance updates occur early in cycles that do not activate the outputs, such as deselect cycles. In all cases impedance updates are transparent to the user and do not produce access time "push-outs" or other anomalous behavior in the SRAM. There are no power up requirements for the SRAM. However, to guarantee optimum output driver impedance after power up, the SRAM needs 1024 non-read cycles.

## Echo clock operation

To assure the output traceability, the SRAM provides the output Echo clock, pair of compliment clock CQ and  $\overline{CQ}$ , which are synchronized with internal data output. Echo clocks run free during normal operation. The Echo clock is triggered by internal output clock signal, and transferred to external through same structures as output driver.

## **Clock Consideration**

S7I163684M and S7I161884M utilize internal DLL (Delay-Locked Loops) for maximum output data valid window. It can be placed into a stopped-clock state to minimize power with a modest restart time of 1024 clock cycles. Circuitry automatically resets the DLL when absence of input clock is detected.

# Power-Up/Power-Down Supply Voltage Sequencing

The following power-up supply voltage application is recommended: Vss, VDD, VDDQ, VREF, then VIN. VDD and VDDQ can be applied simultaneously, as long as VDDQ does not exceed VDD by more than 0.5V during power-up. The following power-down supply voltage removal sequence is recommended: VIN, VREF, VDDQ, VDD, VSs. VDD and VDDQ can be removed simultaneously, as long as VDDQ does not exceed VDD by more than 0.5V during power-down.

## Detail Specification of Power-Up Sequence in DDRII SRAM

DDRII SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.


#### Power-Up Sequence

- 1. Apply power and keep Doff at low state (All other inputs may be undefined)
- Apply VDD before VDDQ
- Apply VDDQ before VREF or the same time with VREF
- 2. Just after the stable power and clock (K,  $\overline{K}$ , C,  $\overline{C}$ ), take Doff to be high.
- 3. The additional 1024 cycles of clock input is required to lock the DLL after enabling DLL
- \* **Notes**: If you want to tie up the Doff pin to High with unstable clock, then you must stop the clock for a few seconds (Min. 30ns) to reset the DLL after it become a stable clock status.

#### DLL Constraints


- 1. DLL uses either K or C clock as its synchronizing input, the input should have low phase jitter which is specified as TKC var.
- 2. The lower end of the frequency at which the DLL can operate is 8.4ns.
- 3. If the incoming clock is unstable and the DLL is enabled, then the DLL may lock onto a wrong frequency and this may cause the failure in the initial stage.





# Power up & Initialization Sequence (Doff pin controlled)

# Power up & Initialization Sequence (Doff pin Fixed high, Clock controlled)



\* Notes: When the operating frequency is changed, It is required to reset DLL again. After reseting DLL, the minimum 1024 cycles of clock input is needed to lock the DLL.



# 512Kx36 & 1Mx18 DDRII CIO BL4 SRAM

# Linear Burst Sequence Table

| Burst Sequence | Case 1 |     | Case 2 |     | Case 3 |     | Case 4 |     |
|----------------|--------|-----|--------|-----|--------|-----|--------|-----|
| Duist Sequence | SA1    | SA0 | SA1    | SA0 | SA1    | SA0 | SA1    | SA0 |
| First Address  | 0      | 0   | 0      | 1   | 1      | 0   | 1      | 1   |
| $\downarrow$   | 0      | 1   | 1      | 0   | 1      | 1   | 0      | 0   |
|                | 1      | 0   | 1      | 1   | 0      | 0   | 0      | 1   |
| Fourth Address | 1      | 1   | 0      | 0   | 0      | 1   | 1      | 0   |

#### Truth Tables Synchronous Truth Table

| к          | LD | R/W |                   | (                          |                   | Operation         |              |
|------------|----|-----|-------------------|----------------------------|-------------------|-------------------|--------------|
| n          | LD | R/W | Q(A0)             | Q(A1)                      | Q(A2)             | Q(A3)             | Operation    |
| Stopped    | х  | Х   | Previous<br>state | Previous<br>state          | Previous<br>state | Previous<br>state | Clock Stop   |
| $\uparrow$ | Н  | Х   | High-Z            | High-Z                     | High-Z            | High-Z            | No Operation |
| 1          | L  | Н   | Qou⊤ at<br>C(t+1) | Qо∪т at<br>С(t+2)          | Qou⊤ at<br>C(t+2) | Qоuт at<br>C(t+3) | Read         |
| $\uparrow$ | L  | L   | Din at K(t+1)     | Din at $\overline{K}(t+1)$ | Din at K(t+2)     | Din at K(t+2)     | Write        |

Notes: 1. X means "Don't Care".

2. The rising edge of clock is symbolized by ( $\uparrow$ ).

3. Before enter into clock stop status, all pending read and write operations will be completed.

#### Write Truth Table (x18)

| к          | ĸ          | BW <sub>0</sub> | BW1 | Operation                                  |
|------------|------------|-----------------|-----|--|
| $\uparrow$ |            | L               | L   | Write All Bytes ( K↑)                      |
|            | $\uparrow$ | L               | L   | Write All Bytes ( $\overline{K}\uparrow$ ) |
| $\uparrow$ |            | L               | Н   | Write Byte 0 ( K↑)                         |
|            | $\uparrow$ | L               | Н   | Write Byte 0 ( $\overline{K}\uparrow$ )    |
| $\uparrow$ |            | Н               | L   | Write Byte 1 ( K <sup>↑</sup> )            |
|            | $\uparrow$ | Н               | L   | Write Byte 1 ( $\overline{K}\uparrow$ )    |
| $\uparrow$ |            | Н               | Н   | Write Nothing ( K1)                        |
|            | $\uparrow$ | Н               | Н   | Write Nothing ( $\overline{K}\uparrow$ )   |

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of input clock K or  $\overline{K}$  ( $\uparrow$ ).

3. Assumes a WRITE cycle was initiated.

4. This table illustrates operation for x18 devices.

#### Write Truth Table (x36)

| к          | к          | BW <sub>0</sub> | BW <sub>1</sub> | BW <sub>2</sub> | BW3 | Operation  |
|------------|------------|-----------------|-----------------|-----------------|-----|--|
| $\uparrow$ |            | L               | L               | L               | L   | Write All Bytes ( K <sup>↑</sup> )                 |
|            | $\uparrow$ | L               | L               | L               | L   | Write All Bytes ( $\overline{K}\uparrow$ )         |
| $\uparrow$ |            | L               | Н               | Н               | Н   | Write Byte 0 ( K <sup>↑</sup> )                    |
|            | $\uparrow$ | L               | Н               | Н               | Н   | Write Byte 0 ( $\overline{K}\uparrow$ )            |
| $\uparrow$ |            | Н               | L               | Н               | Н   | Write Byte 1 ( K <sup>↑</sup> )                    |
|            | 1          | Н               | L               | Н               | Н   | Write Byte 1 ( $\overline{K}\uparrow$ )            |
| $\uparrow$ |            | Н               | Н               | L               | L   | Write Byte 2 and Byte 3 ( $K \hfit \uparrow$ )     |
|            | 1          | Н               | Н               | L               | L   | Write Byte 2 and Byte 3 ( $\overline{K}\uparrow$ ) |
| $\uparrow$ |            | Н               | Н               | Н               | Н   | Write Nothing ( K <sup>↑</sup> )                   |
|            | $\uparrow$ | Н               | Н               | Н               | Н   | Write Nothing $(\overline{K}\uparrow)$             |

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of input clock K or  $\overline{K}$  (†).

3. Assumes a WRITE cycle was initiated.

# Rev. 1.2 May 2013



### **Absolute Maximum Ratings\***

| Parameter                              |                                      | Symbol      | Rating              | Unit |
|--|--------------------------------------|-------------|---------------------|------|
| Voltage on VDD Supply Relative to Vss  | Vdd                                  | -0.5 to 2.9 | V                   |      |
| Voltage on VDDQ Supply Relative to Vss | Vddq                                 | -0.5 to VDD | V                   |      |
| Voltage on Input Pin Relative to Vss   | Voltage on Input Pin Relative to Vss |             |                     |      |
| Storage Temperature                    |                                      | Тѕтс        | -65 to 150          | °C   |
| Operating Temperature                  | Commercial / Industrial              | Topr        | 0 to 70 / -40 to 85 | °C   |
| Storage Temperature Range Under Bias   | TBIAS                                | -10 to 85   | °C                  |      |

\*Note: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VDDQ must not exceed VDD during normal operation.

## **Operating Conditions**

| Parameter         | Symbol | Min  | Max  | Unit |
|-------------------|--------|------|------|------|
| Supply Voltage    | Vdd    | 1.7  | 1.9  | V    |
| Supply Voltage    | Vddq   | 1.4  | 1.9  | V    |
| Reference Voltage | VREF   | 0.68 | 0.95 | V    |

## **DC Electrical Characteristics**

| Parameter               | Symbol | test Conditions                             |            | Min         | Мах         | Unit | Notes |
|-------------------------|--------|---|------------|-------------|-------------|------|-------|
| Input Leakage Current   | lı∟    | VDD=Max; VIN=Vss to VDDQ                    |            | -2          | +2          | μA   |       |
| Output Leakage Current  | IOL    | Output Disabled,                            |            | -2          | +2          | μA   |       |
|                         |        |   |            |             | 430         |      |       |
| Operating Current (x36) | Icc    | Vpp=Max, louт=0mA<br>Cycle Time ≥ tкнкн Min | -30        | -           | 410         | mA   | 1,5   |
|                         |        |   | -25        | -           | 390         |      |       |
|                         |        |   | -33        |             | 380         |      |       |
| Operating Current (x18) | Icc    | Vdd=Max, louт=0mA<br>Cycle Time ≥ tкнкн Min | -30        | -           | 370         | mA   | 1,5   |
|                         |        |   | -25        | -           | 360         |      |       |
|                         |        | Device deselected, IOUT=0mA,                | -33        |             | 250         |      |       |
| Standby Current (NOP)   | ISB1   | f=Max, All Inputs≤0.2V or ≥ VDD-<br>0.2V    | -30        | -           | 245         | mA   | 1,6   |
|                         |        |   | -25        | -           | 235         |      |       |
| Output High Voltage     | VOH1   |   |            | VDDQ/2-0.12 | VDDQ/2+0.12 | V    | 2,7   |
| Output Low Voltage      | VOL1   |   |            | VDDQ/2-0.12 | Vddq/2+0.12 | V    | 3,7   |
| Output High Voltage     | Voh2   | Іон=-1.0mA                                  | Іон=-1.0mA |             | Vddq        | V    | 4     |
| Output Low Voltage      | Vol2   | IoL=1.0mA                                   |            | Vss         | 0.2         | V    | 4     |
| Input Low Voltage       | VIL    |   |            | -0.3        | VREF-0.1    | V    | 8,9   |
| Input High Voltage      | VIH    |   |            | VREF+0.1    | VDDQ+0.3    | V    | 8,10  |

Notes: 1. Minimum cycle. IOUT=0mA.

2. |IOH| = (VDDQ/2)/(RQ/5) for  $175\Omega \le RQ \le 350\Omega$ .

3.  $|I_{OL}| = (V_{DDQ}/2)/(RQ/5)$  for  $175\Omega \le RQ \le 350\Omega$ .

4. Minimum Impedance Mode when ZQ pin is connected to VDD.

Departing current is calculated with 50% read cycles and 50% write cycles.
 Standby Current is only after all pending read and write burst operations are completed.

7. Programmable Impedance Mode.

8. These are DC test criteria. DC design criteria is VREF±50mV. The AC VIH/VIL levels are defined separately for measuring timing parameters.

9. VIL (Min.) DC=-0.3V, VIL (Min)AC=-1.5V(pulse width  $\leq$  3ns).

10. VIH (Max)DC=VDDQ+0.3, VIH (Max)AC=VDDQ+0.85V(pulse width ≤ 3ns).



### **AC Electrical Characteristics**

| Parameter          | Symbol   | Min        | Мах        | Unit | Notes |
|--------------------|----------|------------|------------|------|-------|
| Input High Voltage | VIH (AC) | VREF + 0.2 | -          | V    | 1,2   |
| Input Low Voltage  | VIL (AC) | -          | VREF - 0.2 | V    | 1,2   |

Notes: 1. This condition is for AC function test only, not for AC parameter test.

2. To maintain a valid level, the transition edge of the input must:

a) Sustain a constant slew rate from the current AC level through the target AC level, VIL(AC) or VIH(AC)

b) Reach at least the target AC level c) After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC)

## **AC Timing Characteristics**

| Barrantan   | Question 1    |       | 33   | -4    | 30   | -2    | 25   | Unit  | Neter |
|---|---------------|-------|------|-------|------|-------|------|-------|-------|
| Parameter   | Symbol        | Min   | Мах  | Min   | Мах  | Min   | Мах  | Unit  | Notes |
| Clock   |               |       |      |       | I    |       |      |       | 1     |
| Clock Cycle Time (K, $\overline{K}$ , C, $\overline{C}$ )   | tкнкн         | 3.00  | 8.40 | 3.30  | 8.40 | 4.00  | 8.40 | ns    |       |
| Clock Phase Jitter (K, $\overline{K}$ , C, $\overline{C}$ )   | tKC var       |       | 0.20 |       | 0.20 |       | 0.20 | ns    | 5     |
| Clock High Time (K, $\overline{K}$ , C, $\overline{C}$ )  | <b>t</b> KHKL | 1.2   |      | 1.32  |      | 1.60  |      | ns    |       |
| Clock Low Time (K, $\overline{K}$ , C, $\overline{C}$ )   | <b>t</b> KLKH | 1.2   |      | 1.32  |      | 1.60  |      | ns    |       |
| Clock to $\overline{\text{Clock}}$ (K $\uparrow \rightarrow \overline{\text{K}}\uparrow$ , C $\uparrow \rightarrow \overline{\text{C}}\uparrow$ ) | tкнкн         | 1.35  |      | 1.49  |      | 1.80  |      | ns    |       |
| Clock to data clock $(K^{\uparrow} \rightarrow C^{\uparrow}, \overline{K}^{\uparrow} \rightarrow \overline{C}^{\uparrow})$                        | tкнсн         | 0.00  | 1.30 | 0.00  | 1.45 | 0.00  | 1.80 | ns    |       |
| DLL Lock Time (K, C)  | tKC lock      | 1024  |      | 1024  |      | 1024  |      | cycle | 6     |
| K Static to DLL reset   | tKC reset     | 30    |      | 30    |      | 30    |      | ns    |       |
| Output Times  |               |       | l    |       | 1    |       |      |       | 1     |
| C, $\overline{C}$ High to Output Valid  | <b>t</b> CHQV |       | 0.45 |       | 0.45 |       | 0.45 | ns    | 3     |
| C, $\overline{C}$ High to Output Hold   | tснох         | -0.45 |      | -0.45 |      | -0.45 |      | ns    | 3     |
| C, $\overline{C}$ High to Echo Clock Valid  | tснсqv        |       | 0.45 |       | 0.45 |       | 0.45 | ns    |       |
| C, $\overline{C}$ High to Echo Clock Hold   | tснсох        | -0.45 |      | -0.45 |      | -0.45 |      | ns    |       |
| CQ, CQ High to Output Valid   | tcqнqv        |       | 0.25 |       | 0.27 |       | 0.30 | ns    | 7     |
| CQ, CQ High to Output Hold  | tсанах        | -0.25 |      | -0.27 |      | -0.30 |      | ns    | 7     |
| C, High to Output High-Z  | tchqz         |       | 0.45 |       | 0.45 |       | 0.45 | ns    | 3     |
| C, High to Output Low-Z   | tCHQX1        | -0.45 |      | -0.45 |      | -0.45 |      | ns    | 3     |
| Setup Times   |               |       |      |       | I    |       |      | 1     | .1    |
| Address valid to K rising edge  | tavкн         | 0.40  |      | 0.40  |      | 0.50  |      | ns    |       |
| Control inputs valid to K rising edge   | tіvкн         | 0.40  |      | 0.40  |      | 0.50  |      | ns    | 2     |
| Data-in valid to K, $\overline{K}$ rising edge  | tdvкн         | 0.28  |      | 0.30  |      | 0.35  |      | ns    |       |
| Hold Times  |               |       |      |       | 1    |       |      |       | 1     |
| K rising edge to address hold   | tкнах         | 0.40  |      | 0.40  |      | 0.50  |      | ns    |       |
| K rising edge to control inputs hold  | tкніх         | 0.40  |      | 0.40  |      | 0.50  |      | ns    | 1     |
| K, $\overline{K}$ rising edge to data-in hold   | tкнох         | 0.28  |      | 0.30  |      | 0.35  |      | ns    | 1     |

Notes: 1. All address inputs must meet the specified setup and hold times for all latching clock edges.

2. Control singles are R/W, LD, BW0, BW1 and (BW2, BW3, also for x36)

3. If C, C are tied high, K, K become the references for C, C timing parameters.

4. To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ.
 The specs as shown do not imply bus contention because tCHQX1 is a MIN parameter that is worst case at totally different test conditions (0°C, 1.9V) than tCHQZ, which is a MAX parameter (worst case at 70°C, 1.7V)
 It is not possible for two SRAMs on the same board to be at such different voltage and temperature.

5. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
6. Vdd slew rate must be less than 0.1V DC per 50 ns for DLL lock retention. DLL lock time begins once Vdd and input clock are stable.

7. Echo clock is very tightly controlled to data valid/data hold. By design, there is a ± 0.1 ns variation from echo clock to data.

The data sheet parameters reflect tester guardbands and test setup variations.



# 512Kx36 & 1Mx18 DDRII CIO BL4 SRAM

## **Thermal Resistance**

| Parameter           | Symbol | Typical | Unit | Notes |
|---------------------|--------|---------|------|-------|
| Junction to Ambient | θJA    | 16.3    | °C/W |       |
| Junction to Case    | θJC    | 2.3     | °C/W |       |
| Junction to Pins    | θјв    | 4.3     | °C/W |       |

Note: Junction temperature is a function of on-chip power dissipation, package thermal impedance, mounting site temperature and mounting site thermal impedance. TJ=TA + PD x θJA

### **Pin Capacitance**

| Parameter                         | Symbol | Test Condition | Тур | Max | Unit | Notes |
|-----------------------------------|--------|----------------|-----|-----|------|-------|
| Address Control Input Capacitance | CIN    | VIN=0V         | 3.5 | 4   | pF   |       |
| Input and Output Capacitance      | Соит   | Vout=0V        | 4   | 5   | pF   |       |
| Clock Capacitance                 | CCLK   | -              | 3   | 4   | pF   |       |

Note: 1. Parameters are tested with RQ=250 $\Omega$  and VDDQ=1.5V.


2. Periodically sampled and not 100% tested.

## **AC Test Conditions**


| Parameter                     | Symbol  | Value     | Unit |
|-------------------------------|---------|-----------|------|
| Core Power Supply Voltage     | Vdd     | 1.7~1.9   | V    |
| Output Power Supply Voltage   | Vddq    | 1.4~1.9   | V    |
| Input High/Low Level          | VIH/VIL | 1.25/0.25 | V    |
| Input Reference Level         | Vref    | 0.75      | V    |
| Input Rise/Fall Time          | Tr/Tf   | 0.3/0.3   | ns   |
| Output Timing Reference Level |         | Vddq/2    | V    |

Note: Parameters are tested with RQ=250 $\Omega$ 


## **AC Test Output Load**



## **Overershoot Timing**



# **Undershoot Timing**




Note: For power-up, VIH  $\leq$  VDDQ+0.3V and VDD  $\leq$  1.7V and VDDQ  $\leq$  1.4V t  $\leq$  200ms




# 512Kx36 & 1Mx18 DDRII CIO BL4 SRAM

# **Application Information**







## Timing Wave Forms of Read, Write and NOP

#### NOTE

Q01 refers to output from address A. Q02 refers to output from the next internal burst address following A, etc.
 Q01putputs are disabled (High-Z) one clock cycle after a NOP.


- 3. The second NOP cycle is not necessary for correct device operation; however, at high clock frequencies, it may be required to prevent bus contention.



# 512Kx36 & 1Mx18 DDRII CIO BL4 SRAM

## IEEE 1149.1 Test Access Port and Boundary Scan-JTAG

This part contains an IEEE standard 1149.1 Compatible Test Access Port (TAP). The package pads are monitored by the Serial Scan circuitry when in test mode. This is to support connectivity testing during manufacturing and system diagnostics. Internal data is not driven out of the SRAM under JTAG control. In conformance with IEEE 1149.1, the SRAM contains a TAP controller, Instruction Register, Bypass Register and ID register. The TAP controller has a standard 16-state machine that resets internally upon power-up, therefore, TRST signal is not required. It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfacing with normal operation of the SRAM, TCK must be tied to Vss to preclude mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to VDD through a resistor. TDO should be left unconnected.




## **JTAG Instruction Coding**

| IR2 | IR1 | IR0 Instruction |          | IR0 Instruction TDO Output |   |
|-----|-----|-----------------|----------|----------------------------|---|
| 0   | 0   | 0 EXTEST        |          | Boundary Scan Register     | 1 |
| 0   | 0   | 1               | IDCODE   | Identification Register    | 3 |
| 0   | 1   | 0               | SAMPLE-Z | Boundary Scan Register     | 2 |
| 0   | 1   | 1               | RESERVED | Do Not Use                 | 6 |
| 1   | 0   | 0               | SAMPLE   | Boundary Scan Register     | 5 |
| 1   | 0   | 1               | RESERVED | Do Not Use                 | 6 |
| 1   | 1   | 0               | RESERVED | Do Not Use                 | 6 |
| 1   | 1   | 1               | BYPASS   | Bypass Register            | 4 |

NOTE:

- 1. Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs. This instruction is not IEEE 1149.1 compliant.
- 2. Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs.
- 3. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
- Bypass register is initiated to Vss when BYPASS instruction is invoked. The Bypass Register also holds serially loaded TDI when exiting the Shift DR states.
- 5. SAMPLE instruction dose not places DQs in Hi-Z.
- 6. This instruction is reserved for future use.





Rev. 1.2 May 2013



# 512Kx36 & 1Mx18 DDRII CIO BL4 SRAM

## **Scan Register Definition**

| Part                 | Instruction Register | Bypass Register | ID Register | Boundary Scan |
|----------------------|----------------------|-----------------|-------------|---------------|
| 512K x 36<br>1M x 18 | 3 bits               | 1 bit           | 32 bits     | 107 bits      |

# **ID Registration Definition**

| Part                 | Revision Number<br>(31:29) | Part Configuration (28:12) | Netsol JEDEC Code<br>(11: 1) | Start Bit(0) |
|----------------------|----------------------------|----------------------------|------------------------------|--------------|
| 512K x 36<br>1M x 18 | 000                        | 00def0wx0t0q0b0s0          | 01111011001                  | 1            |

Note: Part Configuration

/def=001 for 18Mb, /wx=11 for x36, 10 for x18

/t=1 for DLL Ver., 0 for non-DLL Ver. /q=1 for Quadruple, 0 for DDR /b=1 for 4Bit Burst, 0 for 2Bit Burst /s=1 for Separate I/O, 0 for Common I/O

#### **Boundary Scan Exit Order**

| Order | Pin ID | Order | Pin ID   | Order |
|-------|--------|-------|----------|-------|
| 1     | 6R     | 37    | 10D      | 73    |
| 2     | 6P     | 38    | 9E       | 74    |
| 3     | 6N     | 39    | 10C      | 75    |
| 4     | 7P     | 40    | 11D      | 76    |
| 5     | 7N     | 41    | 9C       | 77    |
| 6     | 7R     | 42    | 9D       | 78    |
| 7     | 8R     | 43    | 11B      | 79    |
| 8     | 8P     | 44    | 11C      | 80    |
| 9     | 9R     | 45    | 9B       | 81    |
| 10    | 11P    | 46    | 10B      | 82    |
| 11    | 10P    | 47    | 11A      | 83    |
| 12    | 10N    | 48    | Internal | 84    |
| 13    | 9P     | 49    | 9A       | 85    |
| 14    | 10M    | 50    | 8B       | 86    |
| 15    | 11N    | 51    | 7C       | 87    |
| 16    | 9M     | 52    | 6C       | 88    |
| 17    | 9N     | 53    | 8A       | 89    |
| 18    | 11L    | 54    | 7A       | 90    |
| 19    | 11M    | 55    | 7B       | 91    |
| 20    | 9L     | 56    | 6B       | 92    |
| 21    | 10L    | 57    | 6A       | 93    |
| 22    | 11K    | 58    | 5B       | 94    |
| 23    | 10K    | 59    | 5A       | 95    |
| 24    | 9J     | 60    | 4A       | 96    |
| 25    | 9K     | 61    | 5C       | 97    |
| 26    | 10J    | 62    | 4B       | 98    |
| 27    | 11J    | 63    | 3A       | 99    |
| 28    | 11H    | 64    | 1H       | 100   |
| 29    | 10G    | 65    | 1A       | 101   |
| 30    | 9G     | 66    | 2B       | 102   |
| 31    | 11F    | 67    | 3B       | 103   |
| 32    | 11G    | 68    | 1C       | 104   |
| 33    | 9F     | 69    | 1B       | 105   |
| 34    | 10F    | 70    | 3D       | 106   |
| 35    | 11E    | 71    | 3C       | 107   |
| 36    | 10E    | 72    | 1D       |       |

Note: 1. NC pins are read as "X" (i.e. don't care.)

Rev. 1.2 May 2013



Pin ID 2C 3E 2D 2E 1E 2F 3F 1G 1F 3G 2G 1J 2J 3K 3J 2K 1K 2L 3L 1M 1L 3N ЗM 1N 2M 3P 2N 2P 1P 3R 4R 4P 5P 5N 5R

## **JTAG DC Operating Conditions**

| Parameter                      | Symbol | Min  | Тур | Мах     | Unit | Note |
|--------------------------------|--------|------|-----|---------|------|------|
| Power Supply Voltage           | Vdd    | 1.7  | 1.8 | 1.9     | V    |      |
| Input High Level               | Vін    | 1.3  | -   | VDD+0.3 | V    |      |
| Input Low Level                | VIL    | -0.3 | -   | 0.5     | V    |      |
| Output High Voltage (Іон=-2mA) | Vон    | 1.4  | -   | Vdd     | V    |      |
| Output Low Voltage(IoL=2mA)    | Vol    | Vss  | -   | 0.4     | V    |      |

Note: 1. The input level of SRAM pin is to follow the SRAM DC specification.

## **JTAG AC Test Conditions**


| Parameter                               | Symbol  | Min     | Unit | Note |
|---|---------|---------|------|------|
| Input High/Low Level                    | VIH/VIL | 1.8/0.0 | V    |      |
| Input Rise/Fall Time                    | TR/TF   | 1.0/1.0 | ns   |      |
| Input and Output Timing Reference Level |         | 0.9     | V    | 1    |

Note: 1. See SRAM AC test output load on page 11.

## **JTAG AC Characteristics**

| Parameter                 | Symbol        | Min | Мах | Unit | Note |
|---------------------------|---------------|-----|-----|------|------|
| TCK Cycle Time            | tснсн         | 50  | -   | ns   |      |
| TCK High Pulse Width      | <b>t</b> CHCL | 20  | -   | ns   |      |
| TCK Low Pulse Width       | <b>t</b> CLCH | 20  | -   | ns   |      |
| TMS Input Setup Time      | tмvсн         | 5   | -   | ns   |      |
| TMS Input Hold Time       | tснмх         | 5   | -   | ns   |      |
| TDI Input Setup Time      | tdvcн         | 5   | -   | ns   |      |
| TDI Input Hold Time       | <b>t</b> CHDX | 5   | -   | ns   |      |
| SRAM Input Setup Time     | tsvcн         | 5   | -   | ns   |      |
| SRAM Input Hold Time      | tchsx         | 5   | -   | ns   |      |
| Clock Low to Output Valid | tclqv         | 0   | 10  | ns   |      |

# JTAG Timing Diagram




Rev. 1.2 May 2013



# 512Kx36 & 1Mx18 DDRII CIO BL4 SRAM

## 165 FBGA Package Dimensions - Lead & Lead Free

13mm x 15mm Body, 1.0mm Bump Pitch, 11x15 Ball Grid Array



| Symbol | Value         | Units | Note | Symbol | Value        | Units | Note |
|--------|---------------|-------|------|--------|--------------|-------|------|
| Α      | $13\pm0.1$    | mm    |      | E      | 1.0          | mm    |      |
| В      | $15\pm0.1$    | mm    |      | F      | 14.0         | mm    |      |
| С      | $1.3\pm0.1$   | mm    |      | G      | 10.0         | mm    |      |
| D      | $0.35\pm0.05$ | mm    |      | Н      | $0.5\pm0.05$ | mm    |      |

