36Mb DDRII+ CIO BL2 SRAM Specification (2.0 Clock Read Latency)

165FBGA with Pb & Pb Free (ROHS Compliant)

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO NETSOL PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN NETSOL PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Netsol products, contact your nearest Netsol office.

2. Netsol products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

* Netsol reserves the rights to change products or specification without notice.



Document Title

1Mx36 & 2Mx18 - Bit DDRII+ CIO Burst Length of 2 SRAM (2.0 Clock Read Latency)

Revision History

| Rev. No. | History | Draft Date | Remark |
|----------|---|------------|-------------|
| 0.0 | Initial Draft | Sep. 2012 | Preliminary |
| 1.0 | Final spec release Add DC current spec | Feb. 2013 | Final |
| 1.1 | Change Thermal Resistance θ JA value from 20.8°C/W to 16.3°C/W | Apr. 2013 | Final |



1Mx36 & 2Mx18 DDRII+ CIO BL2 SRAM

1Mx36 & 2Mx18 - Bit DDRII+ CIO Burst Length of 2 SRAM (2.0 Clock Read Latency)

Features

- 1.8V+0.1V/-0.1V Power Supply.
- DLL circuitry for wide output data valid window and future frequency scaling.
- I/O Supply Voltage 1.5V+0.1V/-0.1V for 1.5V I/O, 1.8V+0.1V/-0.1V for 1.8V I/O.
- Pipelined, double-data rate operation.
- Common data input/output bus .
- HSTL I/O
- Full data coherency, providing most current data.
- · Synchronous pipeline read with self timed late write.
- · Read latency : 2 clock cycles
- Registered address, control and data input/output.
- DDR(Double Data Rate) Interface on read and write ports.
- Fixed 2-bit burst for both read and write operation.
- Clock-stop supports to reduce current.
- Two input clocks(K and K) for accurate DDR timing at clock rising edges only.
- Two echo clocks (CQ and CQ) to enhance output data traceability.
- Data Valid pin(QVLD) supported
- Single address bus.
- Byte write (x18, x36) function.
- Simple depth expansion with no data contention.
- Programmable output impedance(ZQ).
- JTAG 1149.1 compatible test access port.
- 165FBGA(11x15 ball array FBGA) with body size of 13x15mm & Lead Free

Key Parameters

| Part Number | Org. | Freq. (MHz) | Cycle Time (ns) | Access Time (ns) | RoHS |
|-----------------------|------|----------------|-----------------------|------------------------|------|
| S7K3236T2M-E(F)C(I)45 | X36 | 450 | 2.2 | 0.45 | 0 |
| S7K3236T2M-E(F)C(I)40 | 730 | 400 | 2.5 | 0.45 | 0 |
| S7K3218T2M-E(F)C(I)45 | X18 | 450 | 2.2 | 0.45 | 0 |
| S7K3218T2M-E(F)C(I)40 | 710 | 400 | 2.5 | 0.45 | 0 |

* -E(F)C(I)

E(F) [Package type]: E-Pb Free, F-Pb

C(I) [Operating Temperature]: C-Commercial, I-Industrial

GENERAL DESCRIPTION

The S7K3236T2M and S7K3218T2M are 37,748,736-bits DDR Common I/O Synchronous Pipelined Burst SRAMs. They are organized as 1,048,576 words by 36bits for S7K3236T2M and 2,097,152 words by 18 bits for S7K3218T2M.

Address, data inputs, and all control signals are synchronized to the input clock (K or \overline{K}). Read data are referenced to echo clock (CQ or \overline{CQ}) outputs. Read address and write address are registered on rising edges of the input K clocks.

Common address bus is used to access address both for read and write operations.

The internal burst counter is fixed to 2-bit sequential for both read and write operations. Synchronous pipeline read and late write enable high speed operations. Simple depth expansion is accomplished by using $\overline{\text{LD}}$ for port selection. Byte write operation is supported with $\overline{\text{BW}}_0$ and $\overline{\text{BW}}_1$ ($\overline{\text{BW}}_2$ and $\overline{\text{BW}}_3$) pins for x18 (x36) device.


IEEE 1149.1 serial boundary scan (JTAG) simplifies monitoriing package pads attachment status with system.

The S7K3236T2M and S7K3218T2M are implemented with Netsol's high performance 6T CMOS technology and is available in 165pin FBGA packages. Multiple power and ground pins minimize ground bounce.




1Mx36 & 2Mx18 DDRII+ CIO BL2 SRAM

Logic Block Diagram - S7K3236T2M (1M x 36)



Logic Block Diagram - S7K3218T2M (2M x 18)





S7K3236T2M <u>S7K3218T2M</u>

1Mx36 & 2Mx18 DDRII+ CIO BL2 SRAM

165FBGA PKG Pin Configurations - S7K3236T2M (1Mx36) - Top View

| | | | | | (| | | | | | |
|---|------|--------|------|------|-----------------|------|-----------------|------|------|--------|------|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| Α | CQ | NC/SA* | SA | R/W | BW ₂ | ĸ | BW ₁ | LD | SA | NC/SA* | CQ |
| В | NC | DQ27 | DQ18 | SA | BW3 | К | BW ₀ | SA | NC | NC | DQ8 |
| С | NC | NC | DQ28 | Vss | SA | NC | SA | Vss | NC | DQ17 | DQ7 |
| D | NC | DQ29 | DQ19 | Vss | Vss | Vss | Vss | Vss | NC | NC | DQ16 |
| Е | NC | NC | DQ20 | Vddq | Vss | Vss | Vss | Vddq | NC | DQ15 | DQ6 |
| F | NC | DQ30 | DQ21 | Vddq | Vdd | Vss | Vdd | Vddq | NC | NC | DQ5 |
| G | NC | DQ31 | DQ22 | Vddq | Vdd | Vss | Vdd | Vddq | NC | NC | DQ14 |
| н | Doff | VREF | Vddq | Vddq | Vdd | Vss | Vdd | Vddq | Vddq | VREF | ZQ |
| J | NC | NC | DQ32 | Vddq | Vdd | Vss | Vdd | Vddq | NC | DQ13 | DQ4 |
| К | NC | NC | DQ23 | Vddq | Vdd | Vss | Vdd | Vddq | NC | DQ12 | DQ3 |
| L | NC | DQ33 | DQ24 | Vddq | Vss | Vss | Vss | Vddq | NC | NC | DQ2 |
| м | NC | NC | DQ34 | Vss | Vss | Vss | Vss | Vss | NC | DQ11 | DQ1 |
| Ν | NC | DQ35 | DQ25 | Vss | SA | SA | SA | Vss | NC | NC | DQ10 |
| Р | NC | NC | DQ26 | SA | SA | QVLD | SA | SA | NC | DQ9 | DQ0 |
| R | TDO | TCK | SA | SA | SA | NC | SA | SA | SA | TMS | TDI |

Notes: 1. * Checked No Connect (NC) pins are reserved for higher density address, i.e. 10A for 72Mb, 2A for 144Mb. 2. BWo controls write to DQ0:DQ8, BW1 controls write to DQ9:DQ17, BW2 controls write to DQ18:DQ26 and BW3 controls write to DQ27:DQ35.

Pin Name

| Symbol | Pin Numbers | Description | Note |
|--------------------|---|--|------|
| K, K | 6B, 6A | Input Clock | 1 |
| QVLD | 6P | Q Valid Output | |
| CQ, CQ | 11A, 1A | Output Echo Clock | |
| Doff | 1H | DLL Disable when low | |
| SA | 3A,9A,4B,8B,5C,7C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R | Address Inputs | |
| DQ0-35 | 2B,3B,11B,3C,10C,11C,2D,3D,11D,3E,10E,11E,2F,3F 11F,2G,3G,11G,3J,10J,11J,3K,10K,11K,2L,3L,11L 3M,10M,11M,2N,3N,11N,3P,10P,11P | Data Inputs Outputs | |
| R/W | 4A | Read, Write Control Pin, Read active when high | |
| LD | 8A | Synchronous Load Pin, bus Cycle sequence is to be defined when low | |
| BW0, BW1, BW2, BW3 | 7B,7A,5A,5B | Block Write Control Pin, active when low | |
| VREF | 2H,10H | Input Reference Voltage | |
| ZQ | 11H | Output Driver Impedance Control Input | 2 |
| Vdd | 5F,7F,5G,7G,5H,7H,5J,7J,5K,7K | Power Supply (1.8 V) | |
| Vddq | 4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L | Output Power Supply (1.5V or 1.8V) | |
| Vss | 4C,8C,4D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L, 4M-8M,4N,8N | Ground | |
| TMS | 10R | JTAG Test Mode Select | |
| TDI | 11R | JTAG Test Data Input | |
| ТСК | 2R | JTAG Test Clock | |
| TDO | 1R | JTAG Test Data Output | |
| NC | 2A,10A,1B,9B,10B,1C,2C,6C,9C,1D,9D,10D,1E,2E,9E, 1F,9F,10F,1G,9G,10G,1J,2J,9J,1K,2K,9K 1L,9L,10L,1M,2M,9M,1N,9N,10N,1P,2P,9P,6R | No Connect | 3 |

Notes: 1.K or \overline{K} cannot be set to VREF voltage.

2. When ZQ pin is directly connected to Vob output impedance is set to minimum value and it cannot be connected to ground or left unconnected. 3. Not connected to chip pad internally.

1Mx36 & 2Mx18 DDRII+ CIO BL2 SRAM

165FBGA PKG Pin Configurations - S7K3218T2M (2Mx18) - Top View

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|------|--------|------|------|-----------------|------|-----------------|------|------|------|-----|
| Α | CQ | NC/SA* | SA | R/W | BW ₁ | ĸ | NC/SA* | LD | SA | SA | CQ |
| В | NC | DQ9 | NC | SA | NC | К | BW ₀ | SA | NC | NC | DQ8 |
| С | NC | NC | NC | Vss | SA | NC | SA | Vss | NC | DQ7 | NC |
| D | NC | NC | DQ10 | Vss | Vss | Vss | Vss | Vss | NC | NC | NC |
| Е | NC | NC | DQ11 | Vddq | Vss | Vss | Vss | Vddq | NC | NC | DQ6 |
| F | NC | DQ12 | NC | Vddq | Vdd | Vss | Vdd | Vddq | NC | NC | DQ5 |
| G | NC | NC | DQ13 | Vddq | Vdd | Vss | Vdd | Vddq | NC | NC | NC |
| Н | Doff | VREF | Vddq | Vddq | Vdd | Vss | Vdd | Vddq | Vddq | VREF | ZQ |
| J | NC | NC | NC | Vddq | Vdd | Vss | Vdd | Vddq | NC | DQ4 | NC |
| к | NC | NC | DQ14 | Vddq | Vdd | Vss | Vdd | Vddq | NC | NC | DQ3 |
| L | NC | DQ15 | NC | Vddq | Vss | Vss | Vss | Vddq | NC | NC | DQ2 |
| м | NC | NC | NC | Vss | Vss | Vss | Vss | Vss | NC | DQ1 | NC |
| Ν | NC | NC | DQ16 | Vss | SA | SA | SA | Vss | NC | NC | NC |
| Р | NC | NC | DQ17 | SA | SA | QVLD | SA | SA | NC | NC | DQ0 |
| R | TDO | ТСК | SA | SA | SA | NC | SA | SA | SA | TMS | TDI |

Notes: 1. <u>* Checked No Connect (NC) pins are reserved for higher density address</u>, i.e. 2A for 72Mb, 7A for 144Mb. 2. BW₀ controls write to DQ0:DQ8 and BW₁ controls write to DQ9:DQ17.

Pin Name

| Symbol | Pin Numbers | Description | Note |
|----------|--|---|------|
| K, K | 6B, 6A | Input Clock | 1 |
| QVLD | 6P | Q Valid Output | |
| CQ, CQ | 11A, 1A | Output Echo Clock | |
| Doff | 1H | DLL Disable when low | |
| SA | 3A,9A,10A,4B,8B,5C,7C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R | Address Inputs | |
| DQ0-17 | 2B,11B,10C,3D,3E,11E,2F,11F,3G,10J,3K,11K,2L,11L 10M,3N,3P,11P | Data Inputs Outputs | |
| R/W | 4A | Read, Write Control Pin, Read active when high | |
| LD | 8A | Synchronous Load Pin, bus Cycle sequence is to be defined when low | |
| BW0, BW1 | 7B, 5A | Block Write Control Pin, active when low | |
| VREF | 2H,10H | Input Reference Voltage | |
| ZQ | 11H | Output Driver Impedance Control Input | 2 |
| Vdd | 5F,7F,5G,7G,5H,7H,5J,7J,5K,7K | Power Supply (1.8 V) | |
| Vddq | 4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L | Output Power Supply (1.5V or 1.8V) | |
| Vss | 4C,8C,4D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,4M-8M,4N,8N | Ground | |
| TMS | 10R | JTAG Test Mode Select | |
| TDI | 11R | JTAG Test Data Input | |
| TCK | 2R | JTAG Test Clock | |
| TDO | 1R | JTAG Test Data Output | |
| NC | 2A,7A,1B,3B,5B,9B,10B,1C,2C,3C,6C,9C,11C,1D,2D,9D,10D,11D 1E,2E,9E,10E,1F,3F,9F,10F,1G,2G,9G,10G,11G 1J,2J,3J,9J,11J,1K,2K,9K,10K,1L,3L,9L,10L 1M,2M,3M,9M,11M,1N,2N,9N,10N,11N,1P,2P,9P,10P,6R | No Connect | 3 |

Notes: 1. K or \overline{K} cannot be set to VREF voltage.

When ZQ pin is directly connected to Vob output impedance is set to minimum value and it cannot be connected to ground or left unconnected.
 Not connected to chip pad internally.

1Mx36 & 2Mx18 DDRII+ CIO BL2 SRAM

Read Operations

Read cycles are initiated by initiating R/\overline{W} as high at the rising edge of the positive input clock K. Address is presented and stored in the read address register synchronized with K clock. For 2-bit burst DDR operation, it will access two 36-bit or 18-bit data words with each read command.

The first pipelined data is transfered out of the device triggered by K clock rising edge. Next burst data is triggered by the rising edge of following \overline{K} clock rising edge. Continuous read operations are initated with K clock rising edge. And pipelined data are transferred out of device on every rising edge of both K and \overline{K} clocks. Initial read data latency is 2 clock cycles when DLL is on.

When the LD is disabled after a read operation, the S7K3236T2M and S7K3218T2M will first complete burst read operation before entering into deselect mode at the next K clock rising edge. Then output drivers disabled automatically to high impedance state.

Write Operations

Write cycles are initiated by activating R/W as low at the rising edge of the positive input clock K. Address is presented and stored in the write address register synchronized with next K clock. For 2-bit burst DDR operation, it will write two 36-bit or 18-bit data words with each write command.

The first "late write" data is transferred and registered in to the device synchronous with next K clock rising edge. Next burst data is transferred and registered synchronous with following \overline{K} clock rising edge. Continuous write operations are initiated with K rising edge. And "late write" data is presented to the device on every rising edge of both K and \overline{K} clocks.

When the LD is disabled, the S7K3236T2M and S7K3218T2M will enter into deselect mode. The device disregards input data presented on the same cycle LD disabled.

The S7K3236T2M and S7K3218T2M support byte write operations. With activating $\overline{BW_0}$ or $\overline{BW_1}$ ($\overline{BW_2}$ or $\overline{BW_3}$) in write cycle, only one byte of input data is presented. In S7K3218T2M, $\overline{BW_0}$ controls write operation to D0:D8, $\overline{BW_1}$ controls write operation to D9:D17. And in S7K3236T2M, $\overline{BW_2}$ controls write operation to D18:D26, $\overline{BW_3}$ controls write operation to D27:D35.

Depth Expansion

Each port can be selected and deselected independently with R/W be shared among all SRAMs and provide a new LD signal for each bank. Before chip deselected, all read and write pending operations are completed.

Programmable Impedance Output Buffer Operation

The designer can program the SRAM's output buffer impedance by terminating the ZQ pin to Vss through a precision resistor (RQ). The allowable range of RQ is between 175Ω and 350Ω . The value of RQ (within 15% tolerance) is five times the output impedance desired. For example, 250Ω resistor will give an output impedance of 50Ω .

Impedance updates occur early in cycles that do not activate the outputs, such as deselect cycles. In all cases impedance updates are transparent to the user and do not produce access time "push-outs" or other anomalous behavior in the SRAM.

There are no power up requirements for the SRAM. However, to guarantee optimum output driver impedance after power up, the SRAM needs 1024 non-read cycles.

Output Valid Pin (QVLD)

The Q Valid indicates valid output data. QVLD is activated half cycle before the read data for the receiver to be ready for capturing the data. QVLD is edge aligned with CQ and \overline{CQ} .

Echo clock operation

To assure the output traceability, the SRAM provides the output Echo clock, pair of compliment clock CQ and \overline{CQ} , which are synchronized with internal data output. Echo clocks run free during normal operation. The Echo clock is triggered by internal output clock signal, and transferred to external through same structures as output driver.

Clock Consideration

S7K3236T2M and S7K3218T2M utilize internal DLL (Delay-Locked Loops) for maximum output data valid window. It can be placed into a stopped-clock state to minimize power with a modest restart time of 2048 clock cycles. Circuitry automatically resets the DLL when absence of input clock is detected.

Power-Up/Power-Down Supply Voltage Sequencing

The following power-up supply voltage application is recommended: Vss, VDD, VDDQ, VREF, then ViN. VDD and VDDQ can be applied simultaneously, as long as VDDQ does not exceed VDD by more than 0.5V during power-up. The following power-down supply voltage removal sequence is recommended: ViN, VREF, VDDQ, VDD, VSs. VDD and VDDQ can be removed simultaneously, as long as VDDQ does not exceed VDD by more than 0.5V during power-down.

Detail Specification of Power-Up Sequence in DDRII+ SRAM

DDRII+ SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

Power-Up Sequence


- 1. Apply power and keep Doff at low state (All other inputs may be undefined) - Apply VDD before VDDQ
 - Apply VDD before VDDQ - Apply VDDQ before VREF or the same time with VREF
- 2. Just after the stable power and clock (K, \overline{K}), take Doff to be high.
- 3. The additional 2048 cycles of clock input is required to lock the DLL after enabling DLL
- * Notes: If you want to tie up the Doff pin to High with unstable clock, then you must stop the clock for a few seconds (Min. 30ns) to reset the DLL after it become a stable clock status.

DLL Constraints

- 1. DLL uses K clock as its synchronizing input, the input should have low phase jitter which is specified as TK var.
- 2. The lower end of the frequency at which the DLL can operate is 120MHz.
- 3. If the incoming clock is unstable and the DLL is enabled, then the DLL may lock onto a wrong frequency and this may cause the failure in the initial stage.




1Mx36 & 2Mx18 DDRII+ CIO BL2 SRAM



Power up & Initialization Sequence (Doff pin controlled)

Power up & Initialization Sequence (Doff pin Fixed high, Clock controlled)



* Notes: When the operating frequency is changed, It is required to reset DLL again. After reseting DLL, the minimum 2048 cycles of clock input is needed to lock the DLL.



1Mx36 & 2Mx18 DDRII+ CIO BL2 SRAM

Truth Tables SYNCHRONOUS TRUTH TABLE

| K | | | | DQ | OPERATION |
|------------|----|-----|----------------|----------------|------------|
| n | LD | R/W | DQ(A1) | DQ(A2) | OPERATION |
| Stopped | Х | Х | Previous state | Previous state | Clock Stop |
| \uparrow | Н | Х | High-Z | High-Z High-Z | |
| \uparrow | L | Н | Qout at K(t+2) | QOUT at K(t+2) | Read |
| \uparrow | L | L | Din at K(t+1) | Din at K(t+1) | Write |

Notes: 1. X means "Don't Care".

2. The rising edge of clock is symbolized by (\uparrow).

3. Before enter into clock stop status, all pending read and write operations will be completed.

WRITE TRUTH TABLE(x18)

| к | ĸ | BW ₀ | BW1 | OPERATION |
|------------|------------|-----------------|-----|---|
| \uparrow | | L | L | WRITE ALL BYTEs (K [↑]) |
| | \uparrow | L | L | WRITE ALL BYTES (\overline{K}^{\uparrow}) |
| \uparrow | | L | Н | WRITE BYTE 0 (K↑) |
| | \uparrow | L | Н | WRITE BYTE 0 ($\overline{\mathbf{K}}$) |
| \uparrow | | Н | L | WRITE BYTE 1 (K↑) |
| | \uparrow | Н | L | WRITE BYTE 1 ($\overline{\mathbf{K}}$) |
| \uparrow | | Н | Н | WRITE NOTHING (K^{\uparrow}) |
| | 1 | Н | Н | WRITE NOTHING ($\overline{K}\uparrow$) |

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of input clock K or \overline{K} (\uparrow).

3. Assumes a WRITE cycle was initiated.

4. This table illustrates operation for x18 devices.

WRITE TRUTH TABLE(x36)

| к | К | BW0 | BW1 | BW ₂ | BW3 | OPERATION |
|---|---|-----|-----|-----------------|-----|---|
| Ŷ | | L | L | L | L | WRITE ALL BYTES (K [↑]) |
| | Ŷ | L | L | L | L | WRITE ALL BYTES ($\overline{\mathbf{K}}$) |
| ↑ | | L | Н | Н | Н | WRITE BYTE 0 (K [↑]) |
| | ↑ | L | Н | Н | Н | WRITE BYTE 0 ($\overline{\mathbf{K}}$) |
| ↑ | | Н | L | Н | Н | WRITE BYTE 1 (K [↑]) |
| | Ŷ | Н | L | Н | Н | WRITE BYTE 1 ($\overline{\mathbf{K}}^{\uparrow}$) |
| Ŷ | | Н | Н | L | L | WRITE BYTE 2 and BYTE 3 (K \uparrow) |
| | Ŷ | Н | Н | L | L | WRITE BYTE 2 and BYTE 3 ($\overline{\mathbf{K}}$) |
| ↑ | | Н | Н | Н | Н | WRITE NOTHING (K [↑]) |
| | ↑ | Н | Н | Н | Н | WRITE NOTHING ($\overline{\mathbf{K}}$) |

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of input clock K or \overline{K} (\uparrow).

3. Assumes a WRITE cycle was initiated.

Absolute Maximum Ratings*

| Parameter | | Symbol | Rating | Unit |
|---|--------------------------------------|-------------|---------------------|------|
| Voltage on VDD Supply Relative to Vss | Vdd | -0.5 to 2.9 | V | |
| Voltage on VDDQ Supply Relative to Vss | Vddq | -0.5 to VDD | V | |
| Voltage on Input Pin Relative to Vss | Voltage on Input Pin Relative to Vss | | | V |
| Storage Temperature | | Tstg | -65 to 150 | °C |
| Operating Temperature Commercial / Industrial | | TOPR | 0 to 70 / -40 to 85 | °C |
| Storage Temperature Range Under Bias | TBIAS | -10 to 85 | °C | |

*Note: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VDDQ must not exceed VDD during normal operation.

OPERATING CONDITIONS ($0^{\circ}C \le TA \le 70^{\circ}C$)

| Parameter | Symbol | Min | Тур | Мах | Unit |
|---|---------|------------|------|------------|------|
| Supply Voltage | Vdd | 1.7 | 1.8 | 1.9 | V |
| Supply Voltage | Vddq | 1.4 | 1.5 | 1.9 | V |
| Reference Voltage | VREF | 0.7 | 0.75 | 0.95 | V |
| Input Low Voltage(DC) 2,3) | VIL(DC) | -0.3 | - | Vref - 0.1 | V |
| Input High Voltage(DC) 2,4) | VIH(DC) | VREF + 0.1 | - | VDDQ + 0.3 | V |
| Input Low Voltage(AC) 6,7) | VIL(AC) | - | - | Vref - 0.2 | V |
| Input Highj Voltage(AC) ^{6,7)} | VIH(AC) | VREF + 0.2 | - | - | V |

Note: 1. VDDQ must not exceed VDD during normal operation.

 These are DC test criteria. DC design criteria is VREF±50mV. The AC VIH/VIL levels are defined separately for measuring timing parameters.

3. VIL (Min)DC=-0.3V, VIL (Min)AC=-1.5V(pulse width \leq 3ns).

4. VIH (Max)DC=VDDQ+0.3V, VIH (Max)AC=VDDQ+0.85V(pulse width \leq 3ns).

5. Overshoot : VIH (AC) \leq VDDQ+0.5V for t \leq 50% tKHKH(MIN).

Undershoot: VIL (AC) \leq Vss-0.5V for t \leq 50% tKHKH(MIN).

6. This condition is for AC function test only, not for AC parameter test.

7. To maintain a valid level, the transiting edge of the input must:

a) Sustain a constant slew rate from the current AC level through the target AC level, ViL(AC) or VIH(AC) b) Reach at least the target AC level

c) After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC)



DC Electrical Characteristics

| Parameter | Symbol | test Conditions | | Min | Max | Unit | Notes |
|-------------------------|--------|---|-----|-------------|-------------|------|-------|
| Input Leakage Current | lı∟ | VDD=Max; VIN=Vss to VDDQ | | -2 | +2 | μΑ | |
| Output Leakage Current | IOL | Output Disabled, | | -2 | +2 | μΑ | |
| Operating Current (v26) | lcc | VDD=Max, IOUT=0mA | -45 | - | 565 | m۸ | 1 4 |
| Operating Current (x36) | ICC | Cycle Time ≥ tкнкн Min | -40 | - | 520 | mA | 1,4 |
| Operating Current (v19) | lcc | VDD=Max, IOUT=0mA | -45 | - | 510 | — mA | 1 4 |
| Operating Current (x18) | ICC | Cycle Time ≥ tкнкн Min | -40 | - | 470 | | 1,4 |
| Standby Current (NOD) | ISB1 | Device deselected, IOUT=0mA,f=Max, | -45 | - | 285 | m (| 1 5 |
| Standby Current (NOP) | ISB1 | All Inputs $\leq 0.2V$ or $\geq VDD-0.2V$ | -40 | - | 270 | mA | 1,5 |
| Output High Voltage | VOH1 | | | VDDQ/2-0.12 | VDDQ/2+0.12 | V | 2,6 |
| Output Low Voltage | VOL1 | | | VDDQ/2-0.12 | VDDQ/2+0.12 | V | 2,6 |
| Output High Voltage | Voh2 | Іон=-1.0mA | | VDDQ-0.2 | Vddq | V | 3 |
| Output Low Voltage | Vol2 | IoL=1.0mA | | Vss | 0.2 | V | 3 |

Notes: 1. Minimum cycle. IOUT=0mA.

2. $|I_{OH}| = (V_{DDQ}/2)/(RQ/5) \pm 15\%$ for $175\Omega \le RQ \le 350\Omega$. $|I_{OL}| = (V_{DDQ}/2)/(RQ/5) \pm 15\%$ for $175\Omega \le RQ \le 350\Omega$.

3. Minimum Impedance Mode when ZQ pin is connected to VDD.

Operating current is calculated with 100% read cycles or 100% write cycles.
 Standby Current is only after all pending read and write burst opeactions are completed.
 Programmable Impedance Mode.



1Mx36 & 2Mx18 DDRII+ CIO BL2 SRAM

AC Timing Characteristics (VDD=1.8V±0.1V, TA=0°C to +70°C)

| Denterration | Ourseland | -4 | 15 | -4 | 10 | 11 14 | Net |
|--|---------------|-------|------|-------|------|-------|-------|
| Parameter | Symbol | Min | Max | Min | Max | Unit | Notes |
| Clock | | | | 1 | 1 | | |
| Clock Cycle Time (K, \overline{K}) | tкнкн | 2.22 | 8.40 | 2.5 | 8.40 | ns | |
| Clock Phase Jitter (K, K) | tK var | | 0.15 | | 0.15 | ns | 4 |
| Clock High Time (K, \overline{K}) | tкнк∟ | 0.4 | | 0.4 | | ns | |
| Clock Low Time (K, \overline{K}) | tкькн | 0.4 | | 0.4 | | ns | |
| Clock to $\overline{\text{Clock}}$ (K $\uparrow \rightarrow \overline{\text{K}}\uparrow$) | tкнкн | 0.94 | | 1.06 | | ns | |
| DLL Lock Time (K) | tK lock | 2048 | | 2048 | | cycle | 5 |
| K Static to DLL reset | tK reset | 30 | | 30 | | ns | |
| Output Times | I | | | L | 1 | | |
| K, K High to Output Valid | t KHQV | | 0.45 | | 0.45 | ns | |
| K, \overline{K} High to Output Hold | tкнох | -0.45 | | -0.45 | | ns | |
| K, \overline{K} High to Echo Clock Valid | tкнсqv | | 0.45 | | 0.45 | ns | |
| K, \overline{K} High to Echo Clock Hold | tкнсqx | -0.45 | | -0.45 | | ns | |
| CQ, CQ High to Output Valid | tсанал | | 0.15 | | 0.2 | ns | |
| CQ, \overline{CQ} High to Output Hold | tсанах | -0.15 | | -0.2 | | ns | |
| CQ High to CQ High | tсансан | 0.85 | - | 1.0 | - | | 6 |
| K, K, High to Output High-Z | tкнz | | 0.45 | | 0.45 | ns | |
| K, K, High to Output Low-Z | tĸlz | -0.45 | | -0.45 | | ns | |
| CQ, CQ High to QVLD Valid | tqvld | -0.15 | 0.15 | -0.2 | 0.2 | ns | |
| Setup Times | I | | | | l | | |
| Address valid to K rising edge | tavkh | 0.275 | | 0.40 | | ns | |
| Control inputs valid to K rising edge | tıvкн | 0.275 | | 0.40 | | ns | 2 |
| Data-in valid to K, \overline{K} rising edge | tdvkh | 0.22 | | 0.28 | | ns | |
| Hold Times | | | | | | | |
| K rising edge to address hold | tкнах | 0.275 | | 0.40 | | ns | |
| K rising edge to control inputs hold | tкніх | 0.275 | | 0.40 | | ns | |
| K, \overline{K} rising edge to data-in hold | t KHDX | 0.22 | | 0.28 | | ns | |

Notes: 1. All address inputs must meet the specified setup and hold times for all latching clock edges. 2. Control signals are R/ W and LD.

However BWx does not apply to this parameters. BWx signals obey the data setup and hold times.
To avoid bus contention, at a given voltage and temperature tKLZ is bigger than tKHZ. The specs as shown do not imply bus contention because tKLZ is a MIN parameter that is worst case at totally different test conditions (0°C, 1.9V) than tKHZ, which is a MAX parameter (worst case at 70°C, 1.7V)

It is not possible for two SRAMs on the same board to be at such different voltage and temperature.

4. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.

5. Vdd slew rate must be less than 0.1V DC per 50 ns for DLL lock retention. DLL lock time begins once Vdd and input clock are stable. 6. This parameter is extrapolated from the input timing parameters (tKHKH - 200ps where 200ps is the internal jitter.) This parameter is only guaranteed by design and not tested in production.



S7K3236T2M <u>S7K3218T2M</u>

1Mx36 & 2Mx18 DDRII+ CIO BL2 SRAM

Thermal Resistance

| Parameter | Symbol | Typical | Unit | Notes |
|---------------------|--------|---------|------|-------|
| Junction to Ambient | θJA | 16.3 | °C/W | |
| Junction to Case | θις | 2.3 | °C/W | |
| Junction to Pins | θјв | 4.3 | °C/W | |

Note: Junction temperature is a function of on-chip power dissipation, package thermal impedance, mounting site temperature and mounting site thermal impedance. T_J=T_A + P_D x θ_{JA}

Pin Capacitance

| Parameter | Symbol | Test Condition | Тур | Max | Unit | Notes |
|-----------------------------------|--------|----------------|-----|-----|------|-------|
| Address Control Input Capacitance | CIN | VIN=0V | 3.5 | 4 | pF | |
| Input and Output Capacitance | Соит | Vout=0V | 4 | 5 | pF | |
| Clock Capacitance | CCLK | - | 3 | 4 | pF | |


Note: 1. Parameters are tested with RQ=250 Ω and VDDQ=1.5V.

2. Periodically sampled and not 100% tested.

AC Test Conditions

| Parameter | Symbol | Value | Unit |
|-------------------------------|---------|-----------|------|
| Core Power Supply Voltage | Vdd | 1.7~1.9 | V |
| Output Power Supply Voltage | Vddq | 1.4~1.9 | V |
| Input High/Low Level | VIH/VIL | 1.25/0.25 | V |
| Input Reference Level | VREF | 0.75 | V |
| Input Rise/Fall Time | Tr/Tf | 0.3/0.3 | ns |
| Output Timing Reference Level | | VDDQ/2 | V |

AC Test Output Load




Note: Parameters are tested with RQ=250 Ω



1Mx36 & 2Mx18 DDRII+ CIO BL2 SRAM


Application Information





1Mx36 & 2Mx18 DDRII+ CIO BL2 SRAM

TIMING WAVE FORMS OF READ, WRITE AND NOP



NOTE


- 1. Q1-1 refers to output from address A1. Q1-2 refers to output from the next internal burst address following A, etc.
- 2. Outputs are disabled(High-Z) two clock cycle after a NOP
- Two NOP cycle is the mandatory and 3rd NOP cycle is not necessary for correct DDRII+ READ/WRITE operation.
 However at high clock frequencies, considering the delay of real system board condition, it may be required to prevent bus contention.



1Mx36 & 2Mx18 DDRII+ CIO BL2 SRAM

IEEE 1149.1 Test Access Port and Boundary Scan-JTAG

This part contains an IEEE standard 1149.1 Compatible Test Access Port (TAP). The package pads are monitored by the Serial Scan circuitry when in test mode. This is to support connectivity testing during manufacturing and system diagnostics. Internal data is not driven out of the SRAM under JTAG control. In conformance with IEEE 1149.1, the SRAM contains a TAP controller, Instruction Register, Bypass Register and ID register. The TAP controller has a standard 16-state machine that resets internally upon power-up, therefore, TRST signal is not required. It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfacing with normal operation of the SRAM, TCK must be tied to Vss to preclude mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to VDD through a resistor. TDO should be left unconnected.




JTAG Instruction Coding

| | | | | | 1 |
|-----|-----|----------|-------------|-------------------------|-------|
| IR2 | IR1 | IR0 | Instruction | TDO Output | Notes |
| 0 | 0 | 0 EXTEST | | Boundary Scan Register | 1 |
| 0 | 0 | 1 | IDCODE | Identification Register | 3 |
| 0 | 1 | 0 | SAMPLE-Z | Boundary Scan Register | 2 |
| 0 | 1 | 1 | RESERVED | Do Not Use | 6 |
| 1 | 0 | 0 | SAMPLE | Boundary Scan Register | 5 |
| 1 | 0 | 1 | RESERVED | Do Not Use | 6 |
| 1 | 1 | 0 | RESERVED | Do Not Use | 6 |
| 1 | 1 | 1 | BYPASS | Bypass Register | 4 |

NOTE:

- 1. Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs. This instruction is not IEEE 1149.1 compliant.
- 2. Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs.
- 3. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
- Bypass register is initiated to Vss when BYPASS instruction is invoked. The Bypass Register also holds serially loaded TDI when exiting the Shift DR states.
- 5. SAMPLE instruction dose not places DQs in Hi-Z.
- 6. This instruction is reserved for future use.

TAP Controller State Diagram



Rev. 1.1 Apr. 2013



1Mx36 & 2Mx18 DDRII+ CIO BL2 SRAM

Scan Register Definition

| Part | Instruction Register | Bypass Register | ID Register | Boundary Scan |
|--------------------|----------------------|-----------------|-------------|---------------|
| 1M x 36 2M x 18 | 3 bits | 1 bit | 32 bits | 109 bits |

ID Registration Definition

| Part | Revision Number (31:29) | Part Configuration (28:12) | Netsol JEDEC Code (11: 1) | Start Bit(0) |
|--------------------|----------------------------|----------------------------|------------------------------|--------------|
| 1M x 36 2M x 18 | 000 | 00def0wx0tpqlb0s0 | 01111011001 | 1 |

Note: Part Configuration

/def=010 for 36Mb, /wx=11 for x36, 10 for x18

/t=1 for DLL Ver., 0 for non-DLL Ver. /p=1 for Quadruple-II+ or DDR-II+, 0 for Quadruple-II or DDR-II

/I=1 for 2.5 read latency, 0 for 2.0 read latency (applicable only to Quadruple-II+ and DDR-II+) /s=1 for Separate I/O, 0 for Common I/O

Boundary Scan Exit Order

/q=1 for Quadruple, 0 for DDR

/b=1 for 4Bit Burst, 0 for 2Bit Burst

| Order | Pin ID |
|-------|--------|
| 1 | 6R |
| 2 | 6P |
| 3 | 6N |
| 4 | 7P |
| 5 | 7N |
| 6 | 7R |
| 7 | 8R |
| 8 | 8P |
| 9 | 9R |
| 10 | 11P |
| 11 | 10P |
| 12 | 10N |
| 13 | 9P |
| 14 | 10M |
| 15 | 11N |
| 16 | 9M |
| 17 | 9N |
| 18 | 11L |
| 19 | 11M |
| 20 | 9L |
| 21 | 10L |
| 22 | 11K |
| 23 | 10K |
| 24 | 9J |
| 25 | 9K |
| 26 | 10J |
| 27 | 11J |
| 28 | 11H |
| 29 | 10G |
| 30 | 9G |
| 31 | 11F |
| 32 | 11G |
| 33 | 9F |
| 34 | 10F |
| 35 | 11E |
| 36 | 10E |

| Order | Pin ID |
|-------|--------|
| 37 | 10D |
| 38 | 9E |
| 39 | 10C |
| 40 | 11D |
| 41 | 9C |
| 42 | 9D |
| 43 | 11B |
| 44 | 11C |
| 45 | 9B |
| 46 | 10B |
| 47 | 11A |
| 48 | 10A |
| 49 | 9A |
| 50 | 8B |
| 51 | 7C |
| 52 | 6C |
| 53 | 8A |
| 54 | 7A |
| 55 | 7B |
| 56 | 6B |
| 57 | 6A |
| 58 | 5B |
| 59 | 5A |
| 60 | 4A |
| 61 | 5C |
| 62 | 4B |
| 63 | 3A |
| 64 | 2A |
| 65 | 1A |
| 66 | 2B |
| 67 | 3B |
| 68 | 1C |
| 69 | 1B |
| 70 | 3D |
| 71 | 3C |
| 72 | 1D |

| Order | Pin ID |
|-------|----------|
| 73 | 2C |
| 74 | 3E |
| 75 | 2D |
| 76 | 2E |
| 77 | 1E |
| 78 | 2F |
| 79 | 3F |
| 80 | 1G |
| 81 | 1F |
| 82 | 3G |
| 83 | 2G |
| 84 | 1H |
| 85 | 1J |
| 86 | 2J |
| 87 | 3K |
| 88 | 3J |
| 89 | 2K |
| 90 | 1K |
| 91 | 2L |
| 92 | 3L |
| 93 | 1M |
| 94 | 1L |
| 95 | 3N |
| 96 | 3M |
| 97 | 1N |
| 98 | 2M |
| 99 | 3P |
| 100 | 2N |
| 101 | 2P |
| 102 | 1P |
| 103 | 3R |
| 104 | 4R |
| 105 | 4P |
| 106 | 5P |
| 107 | 5N |
| 108 | 5R |
| 109 | Internal |

Note: 1. NC pins are read as "X" (i.e. don't care.)

Rev. 1.1 Apr. 2013



1Mx36 & 2Mx18 DDRII+ CIO BL2 SRAM

JTAG DC Operating Conditions

| Parameter | Symbol | Min | Тур | Max | Unit | Note |
|--------------------------------|--------|------|-----|---------|------|------|
| Power Supply Voltage | Vdd | 1.7 | 1.8 | 1.9 | V | |
| Input High Level | Vін | 1.3 | - | VDD+0.3 | V | |
| Input Low Level | VIL | -0.3 | - | 0.5 | V | |
| Output High Voltage (Іон=-2mA) | Vон | 1.4 | - | Vdd | V | |
| Output Low Voltage(IoL=2mA) | Vol | Vss | - | 0.4 | V | |

 $\ensuremath{\textbf{Note}}\xspace$ 1. The input level of SRAM pin is to follow the SRAM DC specification.

JTAG AC Test Conditions


| Parameter | Symbol | Min | Unit | Note |
|---|---------|---------|------|------|
| Input High/Low Level | VIH/VIL | 1.8/0.0 | V | |
| Input Rise/Fall Time | TR/TF | 1.0/1.0 | ns | |
| Input and Output Timing Reference Level | | 0.9 | V | 1 |

Note: 1. See SRAM AC test output load on page 11.

JTAG AC Characteristics

| Parameter | Symbol | Min | Мах | Unit | Note |
|---------------------------|---------------|-----|-----|------|------|
| TCK Cycle Time | tснсн | 50 | - | ns | |
| TCK High Pulse Width | t CHCL | 20 | - | ns | |
| TCK Low Pulse Width | t CLCH | 20 | - | ns | |
| TMS Input Setup Time | tмvсн | 5 | - | ns | |
| TMS Input Hold Time | tснмх | 5 | - | ns | |
| TDI Input Setup Time | tdvcн | 5 | - | ns | |
| TDI Input Hold Time | tснох | 5 | - | ns | |
| SRAM Input Setup Time | tsvcн | 5 | - | ns | |
| SRAM Input Hold Time | tchsx | 5 | - | ns | |
| Clock Low to Output Valid | tCLQV | 0 | 10 | ns | |

JTAG Timing Diagram




Rev. 1.1 Apr. 2013



1Mx36 & 2Mx18 DDRII+ CIO BL2 SRAM

165 FBGA Package Dimensions - Lead & Lead Free

13mm x 15mm Body, 1.0mm Bump Pitch, 11x15 Ball Grid Array



| Symbol | Value | Units | Note | Symbol | Value | Units | Note |
|--------|---------------|-------|------|--------|--------------|-------|------|
| Α | 13 ± 0.1 | mm | | E | 1.0 | mm | |
| В | 15 ± 0.1 | mm | | F | 14.0 | mm | |
| С | 1.3 ± 0.1 | mm | | G | 10.0 | mm | |
| D | 0.35 ± 0.05 | mm | | Н | 0.5 ± 0.05 | mm | |